## Chapter 39

# Parallel operation in the Control Data $6600^{1}$ 

James E. Thornton

## History

In the summer of 1960, Control Data began a project which culminated October, 1964 in the delivery of the first 6600 Computer. In 1960 it was apparent that brute force circuit performance and parallel operation were the two main approaches to any advanced computer.

This paper presents some of the considerations having to do with the parallel operations in the 6600. A most important and fortunate event coincided with the beginning of the 6600 project. This was the appearance of the high-speed silicon transistor, which survived early difficulties to become the basis for a nice jump in circuit performance.

## System organization

The computing system envisioned in that project, and now called the 6600 , paid special attention to two kinds of use, the very large scientific problem and the time sharing of smaller problems. For the large problem, a high-speed floating point central processor with access to a large central memory was obvious. Not so obvious, but important to the 6600 system idea, was the isolation of this central arithmetic from any peripheral activity.

It was from this general line of reasoning that the idea of a multiplicity of peripheral processors was formed (Fig. I). Ten such peripheral processors have access to the central memory on one side and the peripheral channels on the other. The executive control of the system is always in one of these peripheral processors, with the others operating on assigned peripheral or control tasks. All ten processors have access to twelve input-output channels and may "change hands," monitor channel activity, and perform other related jobs. These processors have access to central memory, and may pursue independent transfers to and from this memory.

Each of the ten peripheral processors contains its own memory for program and buffer areas, thereby isolating and protecting the
${ }^{1}$ AFIPS Proc. FJCC, pt. 2 vol. 26, pp. 33-40, 1964.
more critical system control operations in the separate processors. The central processor operates from the central memory with relocating register and file protection for each program in central memory.

## Peripheral and control processors

The peripheral and control processors are housed in one chassis of the main frame. Each processor contains 4096 memory words of 12 bits length. There are 12- and 24 -bit instruction formats to provide for direct, indirect, and relative addressing. Instructions provide logical, addition, subtraction, shift, and conditional branching. Instructions also provide single word or block transfers to and from any of twelve peripheral channels, and single word or block transfers to and from central memory. Central memory words of 60 bits length are assembled from five consecutive peripheral words. Each processor has instructions to interrupt the central processor and to monitor the central program address.

To get this much processing power with reasonable economy and space, a time-sharing design was adopted (Fig. 2). This design contains a register "barrel" around which is moving the dynamic information for all ten processors. Such things as program address, accumulator contents, and other pieces of information totalling 52 bits are shifted around the barrel. Each complete trip around requires one major cycle or one thousand nanoseconds. A "slot" in the barrel contains adders, assembly networks, distribution network, and interconnections to perform one step of any peripheral instruction. The time to perform this step or, in other words, the time through the slot, is one minor cycle or one hundred nanoseconds. Each of the ten processors, therefore, is allowed one minor cycle of every ten to perform one of its steps. A peripheral instruction may require one or more of these steps, depending on the kind of instruction.

In effect, the single arithmetic and the single distribution and assembly network are made to appear as ten. Only the memories are kept truly independent. Incidentally, the memory read-write cycle time is equal to one complete trip around the barrel, or one thousand nanoseconds.


Fig. 1. Control Data 6600.


Fig. 2. 6600 peripheral and control processors.

Input-output channels are bi-directional, 12-bit paths. One 12-bit word may move in one direction every major cycle, or 1000 nanoseconds, on each channel. Therefore, a maximum burst rate of 120 million bits per second is possible using all ten peripheral processors. A sustained rate of about 50 million bits per second can be maintained in a practical operating system. Each channel may service several peripheral devices and may interface to other systems, such as satellite computers.

Peripheral and control processors access central memory through an assembly network and a dis-assembly network. Since five peripheral memory references are required to make up one central memory word, a natural assembly network of five levels is used. This allows five references to be "nested" in each network during any major cycle. The central memory is organized in independent banks with the ability to transfer central words every minor cycle. The peripheral processors, therefore, introduce at most about $2 \%$ interference at the central memory address control.

A single real time clock, continuously running, is available to all peripheral processors.

## Central processor

The 6600 central processor may be considered the high-speed arithmetic unit of the system (Fig. 3). Its program, operands, and results are held in the central memory. It has no connection to the peripheral processors except through memory and except for two single controls. These are the exchange jump, which starts or interrupts the central processor from a peripheral processor, and the central program address which can be monitored by a peripheral processor.

A key description of the 6600 central processor, as you will see in later discussion, is "parallel by function." This means that a number of arithmetic functions may be performed concurrently. To this end, there are ten functional units within the central


Fig. 3. Block diagram of 6600 .
processor. These are the two increment units, floating add unit, fixed add unit, shift unit, two multiply units, divide unit, boolean unit, and branch unit. In a general way, each of these units is a three address unit. As an example, the floating add unit obtains two 60 -bit operands from the central registers and produces a 60 -bit result which is returned to a register. Information to and from these units is held in the central registers, of which there are twenty-four. Eight of these are considered index registers, are of 18 bits length, and one of which always contains zero. Eight are considered address registers, are of 18 bits length, and serve to address the five read central memory trunks and the two store central memory trunks. Eight are considered floating point registers, are of 60 bits length, and are the ouly central registers to access central memory during a central program.

In a sense, just as the whole central processor is hidden behind central memory from the peripheral processors, so, too, the ten functional units are hidden behind the central registers from central memory. As a consequence, a considerable instruction efficiency is obtained and an interesting form of concurrency is feasible and practical. The fact that a small number of bits can give meaningful definition to any function makes it possible to develop forms of operand and unit reservations needed for a general scheme of concurrent arithmetic.

Instructions are organized in two formats, a 15 -bit format and a 30 -bit format, and may be mixed in an instruction word (Fig. 4). As an example, a 15 -bit instruction may call for an ADD,


Fig. 4. Fifteen-bit instruction format.
designated by the $f$ and $m$ octal digits, from registers designated by the $j$ and $k$ octal digits, the result going to the register designated by the $i$ octal digit. In this example, the addresses of the three-address, floating add unit are only three bits in length, each address referring to one of the eight floating point registers. The 30-bit format follows this same form but substitutes for the $k$ octal digit an 18-bit constant $K$ which serves as one of the input operands. These two formats provide a highly efficient control of concurrent operations.

As a background, consider the essential difference between a general purpose device and a special device in which high speeds are required. The designer of the special device can generally improve on the traditional general purpose device by introducing some form of concurrency. For example, some activities of a housekeeping nature may be performed separate from the main sequence of operations in separate hardware. The total time to complete a job is then optimized to the main sequence and excludes the housekeeping. The two categories operate concurrently.

It would be, of course, most attractive to provide in a general purpose device some generalized scheme to do the same kind of thing. The organization of the 6600 central processor provides just this kind of scheme. With a multiplicity of functional units, and of operand registers and with a simple and highly efficient addressing system, a generalized queue and reservation scheme is practical. This is called the scoreboard.

The scoreboard maintains a running file of each central register, of each functional unit, and of each of the three operand trunks to and from each unit. Typically, the scoreboard file is made up of two-, three-, and four-bit quantities identifying the nature of register and unit usage. As each new instruction is brought up, the conditions at the instant of issuance are set into the scoreboard. A snapshot is taken, so to speak, of the pertinent conditions. If no waiting is required, the execution of the instruction is begun immediately under control of the unit itself. If waiting is required (for example, an input operand may not yet be available in the central registers), the scoreboard controls the delay, and when released, allows the unit to begin its execution. Most important, this activity is accomplished in the scoreboard and the functional unit, and does not necessarily limit later instructions from being brought up and issued.

In this manner, it is possible to issue a series of instructions, some related, some not, until no functional units are left free or until a specific register is to be assigned more than one result. With just those two restrictions on issuing (unit free and no double result), several independent chains of instructions may proceed concurrently. Instructions may issue every minor cycle in the
absence of the two restraints. The instruction executions, in comparison, range from three minor cycles for fixed add, 10 minor cycles for floating multiply, to 29 minor cycles for floating divide.

To provide a relatively continuous source of instructions, one buffer register of 60 bits is located at the bottom of an instruction stack capable of holding 32 instructions (Fig. 5). Instruction words from memory enter the bottom register of the stack pushing up the old instruction words. In straight line programs, only the bottom two registers are in use, the bottom being refilled as quickly as memory conflicts allow. In programs which branch back to an instruction in the upper stack registers, no refills are allowed after the branch, thereby holding the program loop completely in the stack. As a result, memory access or memory conflicts are no longer involved, and a considerable speed increase can be had.

Five memory trunks are provided from memory into the central processor to five of the floating point registers (Fig. 6). One address register is assigned to each trunk (and therefore to the floating point register). Any instruction calling for address register result implicitly initiates a memory reference on that trunk. These instructions are handled through the scoreboard and therefore tend to overlap memory access with arithmetic. For example, a new memory word to be loaded in a floating point register can be brought in from memory but may not enter the register until all
previous uses of that register are completed. The central registers, therefore, provide all of the data to the ten functional units, and receive all of the unit results. No storage is maintained in any unit.

Central memory is organized in 32 banks of 4096 words. Consecutive addresses call for a different bank; therefore, adjacent addresses in one bank are in reality separated by 32. Addresses may be issued every 100 nanoseconds. A typical central memory information transfer rate is about 250 million bits per second.

As mentioned before, the functional units are hidden behind the registers. Although the units might appear to increase hardware duplication, a pleasant fact emerges from this design. Each unit may be trimmed to perform its function without regard to others. Speed increases are had from this simplified design.

As an example of special functional unit design, the floating multiply accomplishes the coefficient multiplication in nine minor cycles plus one minor cycle to put away the result for a total of 10 minor cycles, or 1000 nanoseconds. The multiply uses layers of carry save adders grouped in two halves. Each half concurrently forms a partial product, and the two partial products finally merge while the long carries propagate. Although this is a fairly large complex of circuits, the resulting device was sufficiently smaller than originally planned to allow two multiply units to be included in the final design.


Fig. 5. 6600 instruction stack operation.


Fig. 6. Central processor operating registers.

To sum up the characteristics of the central processor, remember that the broadbrush description is "concurrent operation." In other words, any program operating within the central processor utilizes some of the available concurrency. The program need not be written in a particular way, although centainly some optimization can be done. The specific method of accomplishing this concurrency involves issuing as many instructions as possible while handling most of the conflicts during execution. Some of the essential requirements for such a scheme include:

I Many functional units
2 Units with three address properties
3 Many transient registers with many trunks to and from the units

4 A simple and efficient instruction set

## Construction

Circuits in the 6600 computing system use all-transistor logic (Fig. 7). The silicon transistor operates in saturation when switched "on" and averages about five nanoseconds of stage delay. Logic circuits are constructed in a cordwood plug-in module of about $2 \frac{1}{2}$ inches by $21 / 2$ inches by 0.8 inch. An average of about 50 transistors are contained in these modules.

Memory circuits are constructed in a plug-in module of about six inches by six inches by $21 / 2$ inches (Fig. 8). Each memory module contains a coincident current memory of 4096 12-bit words. All read-write drive circuits and bit drive circuits plus address translation are contained in the module. One such module is used for each peripheral processor, and five modules make up one bank of central memory.

Logic modules and memory modules are held in upright hinged chassis in an X shaped cabinet (Fig. 9). Interconnections between modules on the chassis are made with twisted pair transmission


Fig. 7. 6600 printed circuit module.
lines. Interconnections between chassis are made with coaxial cables.

Both maintenance and operation are accomplished at a programmed display console (Fig. 10). More than one of these consoles may be included in a system if desired. Dead start facilities bring


Fig. 8. 6600 memory module.


Fig. 9. 6600 main frame section.


Fig. 10. 6600 display console.
the ten peripheral processors to a condition which allows information to enter from any chosen peripheral device. Such loads normally bring in an operating system which provides a highly sophisticated capability for multiple users, maintenance, and so on.

The 6600 Computer has taken advantage of certain technology advances, but more particularly, logic organization advances
which now appear to be quite successful. Control Data is exploring advances in technology upward within the same compatible structure, and identical technology downward, also within the same compatible structure.

## References

AllaR64; ClayB64

APPENDIX 1 CDC 6400, 6500, 6600 CENTRAL PROCESSOR ISP DESCRIPTION

## Appendix 1

CDC 6400, 6500, 6600 Central Processor ISP Description

```
Pc State
        P<17:0>
        X[0:7]<59:0>
        A[0:7]<17:0>
        B[0]<17:0> := 0
        B[1:7]<17:0>
        Run
    EM<17:0>
```



The above description is incomplete in that the above 3 mode's alarm allow conditions to trap Pc at Mp [RA]. Trapping accurs if an alarm condition occurs "and" the mode is a one.

Mp State
$\mathrm{Mp}\left[0: 777777_{8}\right]\langle 59: 0\rangle$
Ms [0:2015232]<59:0>
$R A<7: 0\rangle$
FL<7:0>
RAECS $\langle 59: 36$ >
FLECS<59:36>
Addresswout of wrange
main core memory of $2^{18} w,(256 k w)$
ECS/Extended Core Storage Program can anty transfer data between $M p$ and Ms. Program cannot be executed in Ms.
reference (ar relocation) address register to map a logical Mp' into physical Mp
fisld length - the bounds register which timits a pragram's access to a range of $\mathrm{Mp}^{\prime}$
reference or relocation register for Ms(Extended Core Storage)
fistd length for ECS
a bit denoting a state when memory mapping is invalid

Memory Mapping Process
This process mape or relocates a logical program, at location Mp', and Ms', into physical Mp and Ms.

$$
\begin{aligned}
M p^{\prime}[X]:= & ((X<F L) \rightarrow M p[X+R A]) ; & & \text { Zogical Mp' } \\
& (X \geq F L) \rightarrow(R u n \leftarrow 0 ; \text { Address out ofurange } \leftarrow 1)) & & \\
M S^{\prime}[X]:= & ((X<F L E C S) \rightarrow M S[X]+\text { RAECS }]) ; & & \text { Zagical Mo' } \\
& (X \geq F L E C S) \rightarrow & (\text { Run } \leftarrow 0 \text {; Address outwofurange } \leftarrow 1)) &
\end{aligned}
$$

```
Program counter
Main arithmetic registers. X[1:5], are implicitly loaded from
    Mp when \(A[2: 5]\) are loaded. X[6:7] are implicitly stored in
    Mp when \(A[6: 7]\) ars loaded.
\(B\) registers are general arithmetic registers, and can be used
    as index registers.
1 if interpreting instructions, not under program control.
Exit mode bits
```

Program counter
Main arithmetic registers. $\chi[1: 5]$, are implicitly loaded from up when $A[1: 5]$ are loaded. $X[6: 7]$ are implicitty stored in Mp when $A[6: 7]$ ars loaded. as index registers.
1 if interpreting instructions, not under program control. Exit mode bits

Exchange jump storage allocation map at location, $n$ within Mp:
The following Mp" array is reserved when Pc state is stored, and switched to another job. The exchangs jump instruction in
a Peripheral and Control Pracessor enacts the aperation: (Mp" $\leftarrow M P ; M p \leftarrow M p$ ").
$\left.M P^{\prime \prime}[n]<53: 0\right\rangle \quad:=\operatorname{POA}[0] 0000000_{8}$
$\left.M_{p}{ }^{\prime \prime}[n+1]<53: 0\right\rangle:=\operatorname{RA} \square A[1] \square B[1]$
$\left.M P^{\prime \prime}[n+2]<53: 0\right\rangle \quad:=\operatorname{FLDA}[2] \square B[2]$
$\left.M p^{\prime \prime}[n+3]<53: 0\right\rangle:=$ EMロA[3]ロB[3]
$M p^{\prime \prime}[n+4] \quad:=\operatorname{RAECSDA}[4] \square B[4]$
Mp'[ $[n+5] \quad:=\operatorname{FLECSOA}[5] \subset B[5]$
$\left.M p^{\prime \prime}[n+6]<35: 0\right\rangle \quad:=A[6] \square B[6]$
$\left.M p^{\prime \prime}[n+7]<35: 0\right\rangle:=A[7] \square B[7]$
$M P^{\prime \prime}\left[n+10_{8}: n+17_{8}\right]:=X[0: 7]$

## Instruction Format

instruction<29:0>
fm<s:0> $\quad:=$ instruction<29:24>
fmi<8:0> $:=$ fmai
$i<2: 0\rangle \quad:=$ instruction $<23: 21>$
$\mathrm{J}\langle 2: 0\rangle \quad:=$ instruction $\langle 0: 18\rangle$
$k<2: 0\rangle \quad:=$ instruction<17:15>
jk<5:0> $\quad:=j 0 k$
K<17:0> $\quad:=$ instruction<17:0>
longwinstruction := $\left(\left(f m<10_{8}\right) v\right.$
(50 $5 \mathrm{fm}<53$ ) $v$
( $60 \leq \mathrm{fm}<63$ ) $v$
( $70 \leq \mathrm{fm}<73$ ) )
shortuinstruction $:=\rceil$ long instruction
although 30 bits, most instructions are 15 bits; ses Instruation Interpretation Process
operation cods or function
extended op code
specifies a register or an extension to op code
specifies a register
specifiss a register
a shift constant ( 6 bits)
an 18 bit address size constant
30 bit instruction

15 bit instruction
Instruction Intarpretation Process
A 15 bit (short) or 30 bit (long) instmuction is fetchsd from Mp ${ }^{r}[P] p \times 15+15-1: p \times 15$ where $p=3,2,1$, or 0 . $A 30$ bit instruction cannot bs stored across word boundaries (or in 2, Mp' locations).

```
\(\mathrm{P}\langle 1\rangle_{4}\) a pointer to 15 bit quarter word which has instruction
```

Run $\rightarrow\left(\right.$ instruction $29: 15>\leftarrow M p^{\prime}[P]<(p \times 15+14):(p \times 15) \times$; next fetch
$p \leftarrow p-1 ;$ next
$(p=0) \wedge$ long_instruction $\rightarrow$ Run $\leftarrow 0$;
$(p \not p 0) \wedge$ longuinstruction $\rightarrow($
instruction $\langle 4: 0\rangle \leftarrow M p^{\prime}[p]<(p \times 15+14):(p \times 15)>$;
$p \leftarrow p-1)$; next
Instruction execution; next execute
$(p=0) \rightarrow(p \leftarrow 3 ; P \leftarrow P+1))$

Instruation Set and Instmution Execution Process
Operand fotches or storss between Mp' and X[i] ocour by loading or storing registers A[i]. If ( $0<i<6$ ) a fetch from $\operatorname{Mp}[A[i]]$ occurs. If $(i \geq 6)$ a store is made to Mp'[Ali]]. The description does not describe Addressioutwofurange case, which is treated like a null operation.

Instruction execution := (
Set $A[i] / S A$
"SAi $A j+K " ~(f m=50) \rightarrow\langle A[i] \leftarrow A[j]+K$; next FetchuStore $\rangle ;$
"SAi BJ $+K$ " $(f m=51) \rightarrow(A[i] \leftarrow B[J]+K$; next FetchuStore $) ;$


"SAi $A j+B k "(f m=54) \rightarrow(A[i] \leftarrow A[j]+B[k]$; next Fetch_Store $) ;$
$"$ 'SAi $A J-B k "(f m=55) \rightarrow(A[i] \leftarrow A[j]-B[k]$; next FetchuStore $)$;
"SAi $B j+B k "(f m=56) \rightarrow\left(A\left[\begin{array}{l}i \\ 1\end{array}\right] \leftarrow B[j]+B[k]\right.$; next Fetch, Store $\rangle$;
"SAi $B j-B k "(f m=57) \rightarrow\left(A[i] \leftarrow B[j]-E[k] ;\right.$ next Fetch ${ }_{3}$ Store $)$;
Fetch_Store := (

$$
(0<i<6) \rightarrow\left(X[i] \leftarrow M p^{\prime}[A[i]]\right) ; \quad \text { process to get operand in } X \text { or store operand from } X \text { when } A
$$

$$
(i \geq 6) \rightarrow\left(M p^{\prime}[\Lambda[i] \leftarrow X[i])\right)
$$ is written

Operations on $B$ and $X$
Set $B[i / S B i$
${ }^{" S B T} A j+K "(f m=60) \rightarrow(B[i] \leftarrow A[j]+K) ;$

```
"SBi Bj \(+\mathrm{K}^{\prime}(\mathrm{fm}=61) \rightarrow(\mathrm{B}[\mathrm{i}] \leftarrow \mathrm{B}[\mathrm{j}]+\mathrm{K}) ;\)
'SB1 \(\mathrm{Xj}+\mathrm{K}^{\prime \prime}(\mathrm{fm}=62) \rightarrow(B[i] \leftarrow \mathrm{X}[\mathrm{j} j<17: 0>+\mathrm{K})\);
"SBi \(X j+B k\) " \((f m=63) \rightarrow(B[i] \leftarrow X[j]<17: \infty>+B[k]) ;\)
"SBi \(A j+B k "(f m=64) \rightarrow(B[i] \leftarrow A[j]+B[k]) ;\)
"SBi \(A_{j}-\mathrm{Ek}^{\prime \prime}(\mathrm{fm}=65) \rightarrow(B[i] \leftarrow A[j]-B[k]) ;\)
"SBl Bj \(+B k\) " \((f m=66) \rightarrow(B[i] \leftarrow B[j]+B[k]) ;\)
"SBi Bj - Bk" \((f m=67) \rightarrow(B[i] \leftarrow B[j]-B[k]) ;\)
Set \(X[i] / S X i\)
    'SXi \(A j+K^{\prime \prime}(f m=70) \rightarrow(X[i] \leftarrow\) signцextend \((A[j]+k l) ;\)
    "'SXi Bj \(+k\) " \((f m=71) \rightarrow(X[i] \leftarrow\) signuextend \((B[j]+k))\);
    \(" S X i x j+k "(f m=72) \rightarrow(X[i] \leftarrow\) sign_extend \((X[j]+k)) ;\)
    "SXi Xj \(+B k^{\prime \prime}(f m=73) \rightarrow(X[i] \leftarrow\) glgn extend \((X[j]+B[k])) ;\)
    "SXi Aj \(+B k^{\prime \prime}(f m=74) \rightarrow(X[i] \leftarrow\) sign_extend \((A[j]+B[k])) ;\)
    "SXi Aj-Bk" \((f m=75) \rightarrow(X[i] \leftarrow\) sign_extend \((A[j]-B[k]))\);
    "SXi Bj + Bk" \((f m=76) \rightarrow(X[i] \leftarrow\) sign_extend \((B[j]+B[k]))\);
    'SXi Bj - Bk" \((f m=77) \rightarrow(X[i] \leftarrow\) sign」extend \((B[j]-B[k])) ;\)
```

Miscellaneous program control
"PS" $(:=f m=0) \rightarrow($ Run $\leftarrow 0) ;$
"NO" (: $=\mathrm{fm}=46$ ) $\rightarrow$;
Jump unconditional
"JP Bi $+\mathrm{K}^{\prime \prime}(:=\mathbf{f m}=02) \rightarrow(\mathrm{P} \leftarrow \mathrm{B}[i]+\mathrm{K} ; \mathrm{P} \leftarrow 3) ;$
Jump on $X[j]$ conditions
'ZR Xj K" $(:=\mathrm{fmi}=030) \rightarrow((x[j]=0) \rightarrow(P \leftarrow K ; p \leftarrow 3)) ;$
" $N \mathrm{NZ}$ XJ $K^{1 *}(:=\mathrm{fmi}=031) \rightarrow((X[j] \neq 0) \rightarrow(P \leftarrow K ; P \leftarrow 3))$
"PL XJ K" $(:=\mathrm{fmi}=032) \rightarrow((X[j] \geq 0) \rightarrow(P \leftarrow K ; P \leftarrow 3))$
"NG $X j$ K ${ }^{1 "}(:=f m i=033) \rightarrow((x[j]<0) \rightarrow(P \leftarrow K ; P \leftarrow 3))$;
"IR Xj K" $(:=\mathrm{fmi}=034) \rightarrow($
$\neg((x[j] 59: 48>=3777) \vee(X[j]<59: 48>4000)) \rightarrow P \leftarrow K ; p \leftarrow 3)$;
'OR Xj K" (:= fmi = 035) $\rightarrow$ (
$(X[j] \leqslant 59: 48>3777) \vee(X[j]<59: 48>4000) \rightarrow(P \leftarrow K ; p \leftarrow 3)) ;$
'DF Xj K" $(:=\mathrm{fmi}=036) \rightarrow(\quad$ indefinits form constant tests
$(x[j]<59: 48>1777) \vee(x[j]<59: 48>6000) \rightarrow(P \leftarrow K ; P \leftarrow 3)) ;$
" 10 Xj K" $(:=f m i=037) \rightarrow($
$(X[j]<59: 48>1777) \vee(X[j]<59: 48>6000) \rightarrow(P \leftarrow K ; P \leftarrow 3)) ;$
Jump on $B[i], B[j]$ comparison
"EQ Bi Bj K" $(:=f m=04) \rightarrow((B[i]=B[j]) \rightarrow(P \leftarrow K ; P \leftarrow 3))$;
'NE Bi Bj K' $(:=f m=05) \rightarrow((B[i] \neq B[j]) \rightarrow(P \leftarrow K ; p \leftarrow 3))$;
"GE Bi Bj $K^{\prime \prime}(:=f m=06) \rightarrow((B[i] \geq B[j]) \rightarrow(P-K ; p-3))$;
'LT Bi BJ K' $(:=f m=07) \rightarrow((B[1]<B[J]) \rightarrow(P \leftarrow K ; P \leftarrow 3))$;

## equal

not equal
greater than or equal
less than

## Subroutine call

"RJ K". $(:=\mathrm{fmi}=010) \rightarrow($
return jump
$M[K]<59: 30 \leftarrow 4_{8}-000_{8} \square(P+1)-0000000_{8}$; next
$(P \leftarrow K+1 ; P \leftarrow 3)) ;$
Peading (REC) and writing (WEC) Mp with Extended Core Storage, subjecied to bounds checks, and Ms', Mp' mapping 'REC $B j+K^{\prime \prime}(:=f m i=011) \rightarrow($

```
            MD'[A[0]:A[0] + B[]] + K-1]\leftarrowMs'[X[0]:X[0] + B[J] + K-1]); -
"WFC BJ + K"' (:= fmi = 012) ->( urits extended core
    Ms'[X[0]:X[0]+B[J]+K-1]\leftarrowMp'[A[0]:A[0]+B[]]+K-1]);
```

Fixed Point Arithmstic and Logical operations using $X$
$"|x| X]+X k " \quad(:=f m=36) \rightarrow(X[i] \leftarrow X[j]+X[k]) ;$
$" \mid x i x j-x k "(:=f m=37) \rightarrow(X[i] \leftarrow x[j]-X[k]) ; \quad$ integer difference
integer sum
"CXi Xk" $(:=f m=47) \rightarrow(X[i] \leftarrow$ sum modulou2 $(X[k])$;
count the number of bits in $X[k]$
"BXi Xj" $\left(:=f m=10_{8}\right) \rightarrow(X[i] \leftarrow X[j])$;
"BXi XJ * Xk" $(:=f m=118) \rightarrow(X[i] \leftarrow X[i] \leftarrow X[j] \wedge X[k])$;
"BXi XJ $\left.+\mathrm{Xk}^{\prime \prime}(:=\mathrm{fm}=12) \rightarrow(X[i] \leftarrow X[]] \vee X[k]\right)$;
"BXi XJ - Xk" $(:=f m=13) \rightarrow(X[i] \leftarrow X[]] \oplus X[k]) ;$
"BXi - Xk" $(:=f m=14) \rightarrow(X[i] \leftarrow \square X[k])$;
"BXi - Xk * X]" $(:=f m=15) \rightarrow(X[i] \leftarrow X[J] \wedge \neg X[k])$;
$" B X i-X k+X j "(:=f m=16) \rightarrow(X[i] \leftarrow X[j] \vee \neg X[k]) ;$
"BXi $=X k-X]$ " $(:=f m=17) \rightarrow(X[i] \leftarrow X[J] \oplus \neg X[k])$;
"LXi $] k^{\prime \prime}(:=f m=20) \rightarrow\left(X[i] \leftarrow X[i] \times 2^{j k}\{\right.$ rotate $\left.\}\right)$;
"Axi $] k^{\prime \prime}(:=f m=21) \rightarrow\left(x[i] \leftarrow x[i] / 2^{j k}\right)$;
"IXi Bj Xk" $(:=f m=22) \rightarrow($
$-\mathbb{R}[\mathrm{j}]<17>\rightarrow X[\mathrm{i}] \leftarrow \mathrm{X}[\mathrm{k}] \times 2^{B[]]<5: 0\rangle}$ \{rotate\};
$\left.R[\mathrm{~J}]<17>\rightarrow X[i] \leftarrow X[k] / 2^{\neg[J]<10: 0\rangle}\right)$;
"AXi BJ $\mathrm{Xk}^{\prime \prime}(:=\mathrm{fm}=23) \rightarrow(\quad$ arithmetic right 6 hift nominally
$-B[\mathrm{~J}]<17>\rightarrow X[i] \leftarrow \mathrm{X}[\mathrm{k}] / 2^{B[j]<10: 0\rangle ;}$
$B[J]<17>\rightarrow X[i] \leftarrow X[k] \times 2^{-B[J]<5: 0\rangle}$ (rotate\});
"Mxi Jk" $(:=f m=43) \rightarrow(\quad$ form mask
$X[i]<59: 59-] k+1>\leftarrow 2^{j k}-1 ;$
$(\mathrm{jk}=0) \rightarrow \mathrm{X}[\mathrm{i}] \leftarrow 0$ );

Floating Point Arithmetic using $X$
Onlu the least significant (10) part of arithmetic is stored in Floating DP operations.
"FXi X] $+\mathrm{Xk}^{\prime \prime}(:=\mathrm{fm}=30) \rightarrow(\mathrm{X}[\mathrm{i}] \leftarrow \mathrm{X}[\mathrm{J}]+\mathrm{X}[\mathrm{k}]\{\mathrm{ff}\})$; floating sum
"FXi X] - Xk" $(:=f m=31) \rightarrow(X[i] \leftarrow X[J]-X[k]\{s f\}) ; \quad$ floating difference
"nxi $X]+X_{k} "(:=f m=32) \rightarrow(X[i] \leftarrow X[J]+X[k]\{1 s, d f 1)$; floating dp sum
"nxi $X \mathrm{X}$ - Xk " $(:=f m=33) \rightarrow(\mathrm{X}[\mathrm{i}] \leftarrow \mathrm{X}[\mathrm{J}]-\mathrm{X}[\mathrm{k}]\{1 \mathrm{~s} . \mathrm{df}\})$; floating dp difference
"RXi X] $+X_{k}$ " $(:=f m=34) \rightarrow($
$X[i] \leftarrow \operatorname{round}(X[j])+\operatorname{round}(X[k])\{s f\})$;
"RXi XJ - Xk" $(:=f m=35) \rightarrow(\quad$ round floating difference
$X[i] \leftarrow \operatorname{round}(X[J])-\operatorname{round}(X[k])\{s f\})$;
"FXi XJ * Xk" $(:=\mathrm{fm}=40) \rightarrow(\mathrm{X}[\mathrm{i}] \leftarrow \mathrm{X}[\mathrm{j}] \times \mathrm{X}[\mathrm{k}]\{\mathrm{sf}\})$; $\quad$ floating product
"RXi X] * Xk" $(:=f m=41) \rightarrow(\quad$ round floating product
$X[i] \leftarrow X[J] \times X[k]\{s f\}$; next $X[1] \leftarrow \operatorname{round}(X[i])\{s f\})$;
'DXi $X] * \mathrm{Xk}^{\prime \prime}(:=\mathrm{fm}=42) \rightarrow(X[i] \leftarrow X[j] \times X[k]\{1 s . d f\}) ; \quad$ floating $d p$ product
"FXi XJ/Xk" $(:=\mathrm{fm}=44) \rightarrow(\mathrm{X}[\mathrm{i}] \leftarrow \mathrm{X}[\mathrm{J}] / \mathrm{X}[\mathrm{k}]\{\mathrm{sf}\}) ; \quad$ floating divide
"RXi XJ / Xk" $(:=\mathrm{fm}=45) \rightarrow(\mathrm{X}[\mathrm{i}] \leftarrow \mathrm{round}(\mathrm{X}[\mathrm{J}] / \mathrm{X}[\mathrm{k}])$ [sf\}); round floating divide
"NXi RJ Xk" $(:=f m=24) \rightarrow($
normalize
$X[i] \leftarrow$ normalize $(X[k])\{s f\}$;
$\mathrm{R}[\mathrm{J}] \leftarrow$ normalize」exponent $(\mathrm{X}[k])\{s f\}$ );

```
"ZXi BJ Xk"' (:= fm = 25) ->(
round and normalize
    X[i]}\leftarrow\operatorname{round}(X[k]){sf}; nex
    X[i]}\leftarrow\mathrm{ normalize(X[i]) {sf};
    B[J] ↔normalizewexponent (X[i]) {sf});
'UXi BJ Xk' (:= fm=26) ->(B[J] \leftarrowX[k]<58:48> {si}; unpack
    X[i]}\leftarrowX[k]<59,47:0> {si})
"PXi BJ Xk" (:= fm= 27) ->(X[k]<58:48>\leftarrowB[J] {si};
        X[k]<59,47:@& X[i] {si})
            )
end Instructionwexecution
```

APPENDIX 2 CDC 6400, 6500, 6600, AND 6416 PERIPHERAL AND CONTROL PROCESSORS, PCP, ISP DESCRIPTION

Appendix 2
$\operatorname{CDC} 6400,6500,6600$, and 6416
Peripheral and Control Processors/PCP, ISP Description

Pc State
A<17:0>
$\mathrm{P}<11: 0\rangle$
Mp State
M[0:4095]<11:0>
$M$ index[0:63]<11:0>:= $M[0: 63]<11: 0\rangle$
C('Central) State
CP ${ }_{5}$ P<17:0>
CPM $\left.\left[0: 777777_{8}\right]<59: 0\right\rangle$
IO Registers for C( $\left.{ }^{\prime} P C P\right)$
C」OATA[0:63]<11:0>
$C_{\text {L ACT }}[0: 63]$
CuFLG[0:63]
CbFCN[0:63]<11:0>
Instruction Format
$\operatorname{Ins}[0: 1]<11: 0$
longuinstruction
shortuinstruction $:=\rceil$ longuinstruction
R5: © : $=\operatorname{lns}[0]<11$ :6>
< $<5: \infty \quad:=\operatorname{Ins}[0]<5: 0>$
$m<11: \infty \quad:=\operatorname{lns}[1]$ address part
dm<17:0> := dam
$\mathrm{i}\langle 11: 0\rangle$ := Ins[1]<<1]:0>
$d_{4} \operatorname{sign}<11: 0>:=1$
$\rightarrow$ $\mathrm{d}<5>\rightarrow 0 \mathrm{Od}$;
o<5> $\rightarrow$ - d)
mokl1:0> := (
$(\mathrm{d}=0) \rightarrow \mathrm{m}$;
$(d \neq 0) \rightarrow m+M[d])$
Effective Address Calculation Process
$z:=((K<5: 3)=3) \rightarrow d ;$
$(k<5: 3)=4) \rightarrow i ;$
$(K \angle 5: D=5) \rightarrow \mathrm{md}$ )
Instruction Interpretation Process
Run $\rightarrow$ (Ins $[0] \leftarrow M[P] ; P \leftarrow P+1$; next
longıinstruction $\rightarrow(\operatorname{Ins}[1] \leftarrow M[P] ; P \leftarrow P+1):$ next Instruction_execution)

## accurnilator

Program Address Counter

Mp
special array in thp reserved for index register
the main Pc instruction address counter
the Mp of main $C$
data buffers at peripheral $\mathrm{K}^{\prime} \mathrm{s}$
a bit to denote if $Z$ of the $64 K^{\prime}$ s is active
denotes a full (or enmpty) buffer at the $K$
function or instruction register at a specific $K$
instruction
2 w instruction: defined in terms of op codes, see Table, page 503
1 w instruction
function or op code
indirect bit

Imp Zementation
The $10 \times 52$ bits in the barrel for the 10 PCP ISP include：
$A[0: 9]<17: 0\rangle$
$\mathrm{P}[0: 9]<11: 0\rangle$
Temporary Hardware registers（not in the ISP）
$\mathrm{Q}[0: 9]<11: \infty$
$K[0: 9]<5: 0>$
$T[0: 9]<2: 0>$
acoumulators
instruction address counters

Low order 6 bits of an instruction or address date
six bits hold the operation code．The 3 bits specify the trip count on state of an instruction＇s interpretation．

| $F=X_{8} Y_{8}$ |  |  | Instruction execution ：＝C |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & 8 \quad 00 \\ & \substack{\text { PSN } \\ n u t i} \end{aligned}$ | 01 | 02 | 03 | 04 | 05 | 06 | 07 |
| $x_{8}$ 00 |  | $\stackrel{L J M}{P \leftarrow ~} \rightarrow($ | $\begin{aligned} & \text { RJM } \rightarrow( \\ & \text { M[md] } \leftarrow P ; \\ & P \leftarrow m d+1) ; \end{aligned}$ | UJN $\rightarrow$（ ${ }^{\text {U }}$ | $\left.\underset{(A=0)}{\text { ZJN }}{ }^{( }\right)$ | $\begin{aligned} & N J N \rightarrow( \\ & (A \neq 0) \rightarrow( \\ & P \leftarrow P+d \leadsto \text { sign })) \end{aligned}$ | $\begin{aligned} & \text { PJN } \rightarrow 1 \\ & \neg A<17>\rightarrow \text { ( } \end{aligned}$ | $\xrightarrow{\substack{\text { MJN } \rightarrow 1 \\ \text { A<17> }}}$ |
| 10 | $\left.\underset{A-A \times 2}{\text { SHN }} \delta_{\llcorner S i g n}\right)$ | $\begin{aligned} & \operatorname{LMN} \rightarrow( \\ & A \leftarrow A \oplus d) ; \end{aligned}$ | $\begin{aligned} & \operatorname{LPN} \rightarrow( \\ & A \in A \wedge d) ; \end{aligned}$ | $\underset{A \in A N P d) ;}{S C N} \rightarrow($ | $\underset{A \leftarrow d) ;}{ }$ | $\begin{aligned} & \text { LCN } \rightarrow \text { ( } \\ & A \leftrightarrow-d) ; \end{aligned}$ | $\underset{A-A+d)}{A D N} \rightarrow$ | $\underset{A \in A-d)}{S B N} ;$ |
| 20 | $\begin{aligned} & \text { LOC } \vec{A}(, ~ \\ & A \in(m): \end{aligned}$ | $\begin{aligned} & A D C \rightarrow( \\ & A \in A+d m) ; \end{aligned}$ | $\begin{aligned} & \text { LPC } \rightarrow( \\ & \text { A\&A^dm); } \end{aligned}$ | $\underset{A \leftrightarrow A \oplus d m) ;}{\underset{A C}{ } \rightarrow( }$ | $\underset{\text { PSN }}{\text { nuて兀; }}$ | PSN $\rightarrow$ ； | $\underset{\text { CPL }}{\text { EXP }} \rightarrow\left(\begin{array}{l} \text { A } \end{array}\right) \text {; }$ | $\underset{A \in C P \in P) ;}{\rightarrow}$ |
| 30 | LDO $\rightarrow 1 \quad 4$ | ADO $\rightarrow$（ | $580 \rightarrow 1$ | LMD $\rightarrow 1$ | STO $\rightarrow$（ | $R A D \rightarrow($ | $A O D \rightarrow($ | $500 \rightarrow 1$ |
| 40 | LDI $\rightarrow$（ | ADI $\rightarrow$（ | SBI $\rightarrow$（ | LMI $\rightarrow$（ | STI $\rightarrow$（ | $R A I \rightarrow$（ | AO1 $\rightarrow$（ | SO1 $\rightarrow$（ |
| 50 | $\begin{aligned} & \operatorname{LOM} \rightarrow( \\ & A \leftarrow M[z]): \end{aligned}$ | $\begin{aligned} & A D M \rightarrow( \\ & A \leftarrow A+M[z]) ; \end{aligned}$ | $\begin{aligned} & \operatorname{SBM} \rightarrow( \\ & A \leftarrow A-M[z]) ; \end{aligned}$ | $\mid \operatorname{LMM} \rightarrow($ | $\begin{aligned} & \text { STM } \rightarrow( \\ & M[z] \leqslant A) ; \end{aligned}$ | $\begin{aligned} & \text { RAM } \rightarrow( \\ & \text { A\&A+M[z]; } \\ & \text { next } \\ & \text { M[z] }[-A) ; \end{aligned}$ | $\begin{aligned} & A 0 M \rightarrow( \\ & A \leftarrow M[z]+1 ; \\ & \text { next } ; \\ & M[z] \leftarrow A) ; \end{aligned}$ | $\begin{array}{\|l\|} \operatorname{SOM} \quad( \\ A \leftarrow M[z]-1 ; \\ \text { next } \\ M[z] \leftarrow A) ; \\ \hline \end{array}$ |
| 60 | $\begin{aligned} & \text { CRD } \rightarrow( \\ & M[d: d+5] \leftarrow \\ & \text { CPM[A]); } \end{aligned}$ | $\begin{aligned} & \text { CRM } \rightarrow 1 \\ & \text { M[m:m+ } \\ & 5 \times M[d]-1] \leftarrow \\ & \text { CPM[A:A+ } \\ & \text { M[d]-1]); } \end{aligned}$ | $\begin{aligned} & \text { CWD } \rightarrow( \\ & \text { CPM }[A] \\ & M[d: d+5]) ; \end{aligned}$ | $\begin{aligned} & \text { CWM } \rightarrow( \\ & \text { CPM[A:A+ } \\ & \text { M[d]-1] } \\ & \text { M[m:m+ } \\ & 5 \times M[d]-1]) ; \end{aligned}$ | $\text { AJM } \rightarrow \text { ( }$ | IJM $\rightarrow$（ $\rightarrow$ C＿ACT［d］$\rightarrow$（ $-P \leftarrow-m)$ ）； | $\text { FJM } \rightarrow \text { ( } \rightarrow \text { FLG }[d] \rightarrow \text { ( }$ | $\xrightarrow{\text { EJMM } \rightarrow( } \underset{\rightarrow C \cdot F L G[d] \rightarrow 1}{ }$ |
| 70 | $\begin{aligned} & \text { IAN } \rightarrow \text { ( } \\ & \text { A } \left._{\text {CDATA }}[\mathrm{d}]\right): \end{aligned}$ | $\begin{aligned} & \text { IAM } \rightarrow( \\ & C_{L L} F L G[d] \rightarrow( \\ & \text { M[m:m+A] } \\ & \text { CLDATA[d]) }) ; \end{aligned}$ | $\begin{aligned} & \text { OAN } \overrightarrow{( }) \\ & C\lrcorner O A T A[d] \\ & \leftarrow A) ; \end{aligned}$ | $\begin{aligned} & \text { OAM } \rightarrow( \\ & (\neg \operatorname{CLFLG}[d] \rightarrow \\ & \text { CLDATA[d] } \\ & \leftarrow M[m: m+A])) ; \end{aligned}$ | $\begin{gathered} A C N \rightarrow( \\ C \sim A C T[d] \\ H-1) ; \end{gathered}$ | $\begin{aligned} & \text { OCN } \rightarrow \text { ( } \\ & \text { C ACT[d] } \\ & \rightarrow 0) ; \end{aligned}$ | $\begin{aligned} & \text { FAN } \rightarrow \text { ( } \\ & \text { C FFCN[d] } \\ & \text { EA); } \end{aligned}$ | $\begin{aligned} & \text { FNC } \rightarrow( \\ & C_{L} F C N[d] \\ & \text { R-m); } \end{aligned}$ |

）end Instmuction execution
＊1 word or shortwinstruction

## Chapter 43

# Parallel Operation in the Control Data $660{ }^{1}$ 

James E. Thornton

## History

In the summer of 1960, Control Data began a project which culminated October, 1964 in the delivery of the first 6600 Computer. In 1960 it was apparent that brute force circuit performance and parallel operation were the two main approaches to any advanced computer.

This paper presents some of the considerations having to do with the parallel operations in the 6600. A most important and fortunate event coincided with the beginning of the 6600 project. This was the appearance of the high-speed silicon transistor, which survived early difficulties to become the basis for a nice jump in circuit performance.

## System Organization

The computing system envisioned in that project, and now called the 6600 , paid special attention to two kinds of use, the very large scientific problem and the time sharing of smaller problems. For the large problem, a high-speed floating point central processor with access to a large central memory was obvious. Not so obvious, but important to the 6600 system idea, was the isolation of this central arithmetic from any peripheral activity.

It was from this general line of reasoning that the idea of a multiplicity of peripheral processors was formed (Fig. 1). Ten such peripheral processors have access to the central memory on one side and the peripheral channels on the other. The executive control of the system is always in one of these peripheral processors, with the others operating on assigned peripheral or control tasks. All ten processors have access to twelve inputoutput channels and may "change hands," monitor channel activity, and perform other related jobs. These processors have access to central memory, and may pursue independent transfers to and from this memory.

Each of the ten peripheral processors contains its own memory for program and buffer areas, thereby isolating and protecting the more critical system control operations in the separate processors.
${ }^{1}$ AFIPS Proc. FJCC, pt. 2, vol. 26, 1964, pp. 33-40.

The central processor operates from the central memory with relocating register and file protection for each program in central memory.

## Peripheral and Control Processors

The peripheral and control processors are housed in one chassis of the main frame. Each processor contains 4096 memory words of 12 bits length. There are 12 - and 24 -bit instruction formats to provide for direct, indirect, and relative addressing. Instructions provide logical, addition, subtraction, and conditional branching. Instructions also provide single word or block transfers to and from any of twelve peripheral channels, and single word or block transfers to and from central memory. Central memory words of 60 bits length are assembled from five consecutive peripheral words. Each processor has instructions to interrupt the central processor and to monitor the central program address.
To get this much processing power with reasonable economy and space, a time-sharing design was adopted (Fig. 2). This design contains a register "barrel" around which is moving the dynamic information for all ten processors. Such things as program address, accumulator contents, and other pieces of information totalling 52 bits are shifted around the barrel. Each complete trip around requires one major cycle or one thousand nanoseconds. A "slot" in the barrel contains adders, assembly networks, distribution network, and interconnections to perform one step of any peripheral instruction. The time to perform this step or, in other words, the time through the slot, is one minor cycle or one hundred nanoseconds. Each of the ten processors, therefore, is allowed one minor cycle of every ten to perform one of its steps. A peripheral instruction may require one or more of these steps, depending on the kind of instruction.
In effect, the single arithmetic and the single distribution and assembly network are made to appear as ten. Only the memories are kept truly independent. Incidentally, the memory read-write cycle time is equal to one complete trip around the barrel, or one thousand nanoseconds.

Input-output channels are bi-directional, 12 -bit paths. One I2-bit word may move in one direction every major cycle, or 1000 nanoseconds, on each channel. Therefore, a maximum burst rate of 120 million bits per second is possible using all ten peripheral processors. A sustained rate of about 50 million bits per second can be maintained in a practical operating system. Each channel may service several peripheral devices and may interface to other systems, such as satellite computers.

Peripheral and control processors access central memory through an assembly network and a dis-assembly network. Since


Fig. 1. Control Data 6600.


Fig. 2. 6600 perlpheral and control processors.
five peripheral memory references are required to make up one central memory word, a natural assembly network of five levels is used. This allows five references to be "nested" in each network during any major cycle. The central memory is organized in independent banks with the ability to transfer central words every minor cycle. The peripheral processors, therefore, introduce at most about $2 \%$ interference at the central memory address control.

A single real time clock, continuously running is available to all peripheral processors.

## Central Processor

The 6600 central processor may be considered the high-speed arithmetic unit of the system (Fig. 3). Its program, operands, and results are held in the central memory. It has no connection to the peripheral processors except through memory and except for two single controls. These are the exchange jump, which starts or
interrupts the central processor from a peripheral processor, and the central program address which can be monitored by a peripheral processor.

A key description of the 6600 central processor, as you will see in later discussion, is "parallel by function." This means that a number of arithmetic functions may be performed concurrently. To this end, there are ten functional units within the central processor. These are the two increment units, floating add unit, fixed add unit, shift unit, two multiply units, divide unit, boolean unit, and branch unit. In a general way, each of these units is a three address unit. As an example, the floating add unit obtains two 60 -bit operands from the central registers and produces a 60 bit result which is returned to a register. Information to and from these units is held in the central registers, of which there are twenty-four. Eight of these are considered index registers, are of 18 bits length, and one of which always contains zero. Eight are considered address registers, are of 18 bits length, and serve to address the five read central memory trunks and the two store central memory trunks. Eight are considered floating point


Fig. 3. Block diagram of 6600.
registers, are of 60 bits length, and are the only central registers to access central memory during a central program.

In a sense, just as the whole central processor is hidden behind central memory from the peripheral processors, so, too, the ten functional units are hidden behind the central registers from central memory. As a consequence, a considerable instruction efficiency is obtained and an interesting form of concurrency is feasible and practical. The fact that a small number of bits can give meaningful definition to any function makes it possible to develop forms of operand and unit reservations needed for a general scheme of concurrent arithmetic.

Instructions are organized in two formats, a 15 -bit format and a 30 -bit format, and may be mixed in an instruction word (Fig. 4). As an example, a 15 -bit instruction may call for an ADD, designated by the $f$ and $m$ octal digits, from registers designated by the $j$ and $k$ octal digits, the result going to the register designated by the $\boldsymbol{i}$ octal digit. In this example, the addresses of the three-address, floating add unit are only three bits in length, each address referring to one of the eight floating point registers. The 30 -bit format follows this same form but substitutes for the $k$ octal digit an 18 -bit constant K which serves as one of the input operands. These two formats provide a highly efficient control of concurrent operations.

As a background, consider the essential difference between a general purpose device and a special device in which high speeds are required. The designer of the special device can generally improve on the traditional general purpose device by introducing some form of concurrency. For example, some activities of a


Fig. 4. Fifteen-bit instruction format.
housekeeping nature may be performed separate from the main sequence of operations in separate hardware. The total time to complete a job is then optimized to the main sequence and excludes the housekeeping. The two categories operate concurrently.
It would be, of course, most attractive to provide in a general purpose device some generalized scheme to do the same kind of thing. The organization of the 6600 central processor provides just this kind of scheme. With a multiplicity of functional units, and of operand registers and with a simple and highly efficient addressing system, a generalized queue and reservation scheme is practical. This is called the scoreboard.
The scoreboard maintains a running file of each central register, of each functional unit, and of each of the three operand trunks to and from each unit. Typically, the scoreboard file is made up of two-, three-, and four-bit quantities identifying the nature of register and unit usage. As each new instruction is brought up, the conditions at the instant of issuance are set into the scoreboard. A snapshot is taken, so to speak, of the pertinent conditions. If no waiting is required, the execution of the instruction is begun immediately under control of the unit itself. If waiting is required (for example, an input operand may not yet be available in the central registers), the scoreboard controls the delay, and when released, allows the unit to begin its execution. Most important, this activity is accomplished in the scoreboard and the functional unit, and does not necessarily limit later instructions from being brought up and issued.
In this manner, it is possible to issue a series of instructions, some related, some not, until no functional units are left free or until a specific register is to be assigned more than one result. With just those two restrictions on issuing (unit free and no double result), several independent chains of instructions may proceed concurrently. Instructions may issue every minor cycle in the absence of the two restraints. The instruction executions, in comparison, range from three minor cycles for fixed add, 10 minor cycles for floating multiply, to 29 minor cycles for floating divide.
To provide a relatively continuous source of instructions, one buffer register of 60 bits is located at the bottom of an instruction stack capable of holding 32 instructions (Fig. 5). Instruction words from memory enter the bottom register of the stack pushing up the old instruction words. In straight line programs, only the bottom two registers are in use, the bottom being refilled as quickly as memory conflicts allow. In programs which branch back to an instruction in the upper stack registers, no refills are allowed after the branch, thereby holding the program loop completely in the stack. As a result, memory access or memory conflicts are no longer involved, and a considerable speed increase can be had.
Five memory trunks are provided from memory into the central processor to five of the floating point registers (Fig. 6). One address register is assigned to each trunk (and therefore to the


Fig. 5. 6600 instruction stack operation.


Fig. 6. Centrai processor operating registers.
floating point register). Any instruction calling for address register result implicitly initiates a memory reference on that trunk. These instructions are handled through the scoreboard and therefore tend to overlap memory access with arithmetic. For example, a new memory word to be loaded in a floating point register can be brought in from memory but may not enter the register until all previous uses of that register are completed. The central registers, therefore, provide all of the data to the ten functional units, and receive all of the unit results. No storage is maintained in any unit.

Central memory is organized in 32 banks of 4096 words. Consecutive addresses call for a different bank; therfore, adjacent addresses in one bank are in reality separated by 32 . Addresses may be issued every 100 nanoseconds. A typical central memory information transfer rate is about 250 million bits per second.

As mentioned before, the functional units are hidden behind the registers. Although the units might appear to increase hardware duplication, a pleasant fact emerges from this design. Each unit may be trimmed to perform its function without regard to others. Speed increases are had from this simplified design.

As an example of special functional unit design, the floating multiply accomplishes the coefficient multiplication in nine minor cycles plus one minor cycle to put away the result for a total of 10 minor cycles, or 1000 nanoseconds. The multiply uses layers of carry save adders grouped in two halves. Each half concurrently forms a partial product, and the two partial products finally merge while the long carries propagate. Although this is a fairly large complex of circuits, the resulting device was sufficiently smaller than originally planned to allow two multiply units to be included in the final design.
To sum up the characteristics of the central processor, remember that the broadbrush description is "concurrent operation." In other words, any program operating within the central processor utilizes some of the available concurrency. The program need not be written in a particular way, although certainly some optimization can be done. The specific method of accomplishing this concurrency involves issuing as many instructions as possible while handling most of the conflicts during execution. Some of the essential requirements for such a scheme include:

## 1 Many functional units

2 Units with three address properties
3 Many transient registers with many trunks to and from the units
4 A simple and efficient instruction set

## Construction

Circuits in the 6600 computing system use all-transistor logic (Fig. 7). The silicon transistor operates in saturation when switched


Fig. 7. 6600 printed circuit moduie.
"on" and averages about five nanoseconds of stage delay. Logic circuits are constructed in a cordwood plug-in module of about $21 / 2$ inches by $2^{1 / 2}$ inches by 0.8 inch. An average of about 50 transistors are contained in these modules.

Memory circuits are constructed in a plug-in module of about six inches by six inches by $211 / 2$ inches (Fig. 8). Each memory module contains a coincident current memory of 4096 12-bit


Fig. 8. 6600 memory module.


Fig. 9. 6600 main frame section.
words. All read-write drive circuits and bit drive circuits plus address translation are contained in the module. One such module is used for each peripheral processor, and five modules make up one bank of central memory.

Logic modules and memory modules are held in upright hinged chassis in an X shaped cabinet (Fig. 9). Interconnections between modules on the chassis are made with twisted pair transmission lines. Interconnectlons between chassis are made with coaxial cables.

Both maintenance and operation are accomplished at a programmed display console (Fig. 10). More than one of these


Fig. 10. 6600 display console.
consoles may be included in a system if desired. Dead start facilities bring the ten peripheral processors to a condition which allows information to enter from any chosen peripheral device. Such loads normally bring in an operating system which provides a highly sophisticated capability for multiple users, maintenance, and so on.
The 6600 Computer has taken advantage of certain technology advances, but more particularly, logic organization advances which now appear to be quite successful. Control Data is exploring advances in technology upward within the same compatible structure, and identical technology downward, also within the same compatible structure.

## References

Allard, Wolf, and Zemlin [1964]; Clayton, Dorff, and Fagen [1964].

## APPENDIX 1 ISP OF CDC 6600 PERIPHERAL AND CONTROL PROCESSOR



## APPENDIX 1 (cont'd.)



COC6600
begin
1 ISP of the COC 6600
：Flosting point instructions are not described． ！The centra）processor and central memory are described in this
ISP．An auxillary ISP（PC6BOO．ISP）describes the peripheral ！processors and control barrel execution．
！The ten functional units are described and allow parallel
！simulation．
1 Instructions are processed from an instruction stack．Instruction conflicts ere resolved by keaping a＂scorecard＂containing utilization information on all registers and all functional units．
Reservetion control decodes an instruction to determine registe
utilizetion．Source and destination registers are allocated if they are not being used as destinations of another functional unit．If the required functional unit is free and if both the source and destination registers ere available，the instruction not avallable．reservation control holds the instruction until the resources become available
At the completion of execution by a functional unit，tha resourcas aro roleasod by marking the scorecard．

The following page by page index of tha I5P is provided to ato in locating CDC 6500 erchitectural festures．
＊Central．Memory State＊＊defines the Central Memory．
＊－Processor．Stete＊defines central processor cerriers．
＝\＃nstruction．Format＊defines instruction fialds．
－Implementotion．Deciarations．
－Implementotion．Deciarations．．dafines ISp related variablas
reservation control．These declarations constituted the resourca allocation＂scorecard＂．
－Instruction．Fetch＝z describes tha instruction stack control ond instruction fotch processas．
and ＊＊Exchange Jump＊＊is the processor interrupt facility ＊instruction．Cycle $=$ ：is the main instruction processing cycla．Instruction execution is initiated by issuing the instructions to tha appropriate functional unit．
I Tha functional units are：

## Branch Unit．

Boolaan Unit
Shift Unit．
Long Add Unit．
Mulitiply Unit． 0 ．
Multipiy Unit 1.
Divide Unit．
Incrament Unit 0.
Inerament Unie 1
＊＊Central．Mamory．Stata＊＊
MP［0：4095］＜60：0）．
！Use only 4k of 00 bit memory
＊＊Procassor．Stata＊＊
$x j p[0: 15](59: 9)$ ．
$x j a<16:$
$x j f\rangle$ ．
$p \times<19: 0\rangle$ ．
$p[\langle 17: 0\rangle:=p x\langle 10: 2\rangle$.
$i 1 c\langle 1: 0\rangle:=p x(1)$
ifc＜1：0〉： $\mathrm{F} p \times\langle 1: 0\rangle$ ．
isc＜4：0＞：$:=p x\langle 4: 0\rangle$ ．
BREG［0：7］〈17：0）．
XREG［0：7］＜59：0）．
RACM $\langle 17: 0\rangle$ ．
FLCM $\langle 17: 0\rangle$ ，
FLEC5＜23：0）．
EMく17：0）．
MA〈17：0）．
－Instruction．format＊＊
1＜29：0）．
i0＜14：0〉：＝ $1\langle 29: 15\rangle$.
$11\langle 14: 0\rangle:=1\langle 14: 0\rangle$
f．$\langle 2: 0\rangle:=1\langle 29: 27\rangle$ ．
fm m （B：0〉：$=1\langle 29: 24\rangle$ ．
1．$\langle 2: 0\rangle:=1\langle 23: 21)^{\circ}$ ．
f．$\langle 2: 0\rangle:=1\langle 20: 18\rangle$ ．
$k 1\langle 17: 0\rangle:=1\langle 17: 0\rangle$ ．
is $[0: 7]<69: 0\rangle$ ．
shismic $0: 31]\langle 14: 0\rangle:=$ is $[0: 7]\langle 59: 0\rangle$
ishi＜17：0）．
is $10\langle 17: 0)$ ．
is a＜2：0）．
Instruction stack
Mign address limit in stack Low address limit in stack
－Implementation．Declarations＊＊
stop．bitく＞，
Stop flag

Exchange Jump Packaga
Exchange Jump Address Exchange Jump Addre

Psaudo program countar
Program countar
Instruction length counl
A ragistars
o ragisters
$x$ registers
Raf Address（central memory）
Fiald length of program
Findd longth for ECS ECS
Field length for ECS
Monitor exchange

Instruction ragistar
5 hort instruction（ 15 bit） Long instruction extansion
$\qquad$ Stop flag
begin
source $=0$ next
ECODE $f m=$
＂ogin $:=$ IF（i．eql N1）or（i．aq3 W2）$\Rightarrow$
lf fbu［unit］and（fb［unit］eql $j$, ）$\Rightarrow$ source $=1$ naxt
 If（not bbusy［j．］）and（not brw［j．］）$\Rightarrow$

if（not $=1 .:$ fbu［unit］$=1$ ：
sourea＝bbusy［1．］＝1）．
＂70：\＃77］：＝（1F fbu［unit］and（fb［unit］aq） j.$) \Rightarrow$ source $=1$ next
rb［unit］$=j, \dot{f}$ fbu［unit $]=1:$
If（not bousy［j．］）ond（not brw［j．］）$\Rightarrow$
（not bsusy［j．］）and（not
source $=$ bbusy $[f]=$. 1）．
［\＃63：\＃57．＂63：\＃87］：＝（If fbu［unit］and（fb［unit］oql $k$ ．）$\Rightarrow$ source $=1$ next
fb［unit］$=k$. fbu［unit］$=1$ ：
if（not bousy［k．］）and（not bbusy［k．］）$\Rightarrow$
sourca＝bbusy［k．］＝1）．
＊50．，54．\＃55．100．
＂64．＂65．＂70．＂74
＂76］：＝（lf fau［unit］and（fa［unit］aql j．）$\Rightarrow$ sourca $=1$ next fa［unit］ z j． j fau［unit］$=1$ ： （not abusy［j．1）and（not arw［j．］）$\Rightarrow$
［M03，N10］：＝（If fxu［unit］end（fx［unit］oq 1.$) \Rightarrow$ source $=1$ next fx［unit］$=$ i．i fxu［unit $]=1 ;$
If（not xbusy［i．］）and（not $x$ w $[1].) \Rightarrow$

> A registers busy bits
> A registers read(0)/write(1)
> B registers busy bits
> $\begin{aligned} & 0 \text { registers read (0)/write(1) } \\ & x \text { registers busy bits }\end{aligned}$
> $\begin{aligned} & x \text { registers busy bits } \\ & \mathrm{X} \text { registers read( } 0 \text { )/write(1) }\end{aligned}$
！Functional Unit busy Dits
The following tables are
used to deallocsta the
resource assignments ofther in the event of conflict during st instruction completion F？PURS indicates usege of tha registars by a unit． $l=u s e d, ~$
functional $=$ not used
A register Functional Unit A register
A register usage Aregistar usage
Functional Unit
Bunctional Unit 6 register
Functional Unit x register
X register usage
！remporary for arith unit numbar
＊Reservation．Control＊$\{u s\}$
source（）＜＞：：
！Source register allocation
macro not．described：$=\|$ no．op（） $\mid$ ．
＊Reservation．Control．State＊
arw［0：7］＜s．
bbusy $[0: 7]<>$ ．
$\times$ busy $[0: 7]$＜ ．
fbusy［0：9］（）．
fe $[0: 9]\langle 2: 0\rangle$ ．
fau $[0: 9]\rangle$,
fb $[0: 9]\langle 2: 0\rangle$.
fbu $0: 9]\rangle, 0\rangle$.
fx $[0: 9]\langle 2: 0\rangle$ ．
f xu［ $0: 9]\rangle$.

## fuß0：9

```
M04：W07．\＃23：＂27．
M51，M56：M67，M61．
m68：MO7．M71．
```

sourca $=$ xbusy $[1]=$.1 ）．
［\＃11：W13．N16：\＃17，
 fx［unit］j．fxu［unit］＝ 1 ：

F（not xbusy［j．］）and（not xrw［j．］）$\Rightarrow$
［111：117．\＃22： 127.
＂47］：＝（If fxu［unft］and（fx［unit］aql k．）$\Rightarrow$ source $=1$ next $f x[$ unit $]=k_{1}: f x u[$ unit $]=1$ ： If（not xbusy［k．］）sind（not xre［k．］）$\Rightarrow$ source $=$ xbusy $[k]=$.1 ）．

```
    otharwise := source = 1
```

        end and
    dest()<> : : Oastination ragistar allocation
begin.
dest $=0$ next
COOE $\mathrm{fm} \Rightarrow$
begin

M50:M57:= (fo[unit] = i. ffau[unit] = 1:


otherwise $:=$ dist $=1$ bot busy[i.] $\Rightarrow$ dest $=$ bbusy[1.] $=$ bru[l.] $=1$ ).
and
ond.
mark := | Mark stack as invalio
begin
isio = ishi= PC
alloc(dunit(3:0))(critical] ;

## APPENDIX 2 (cont'd.)



## APPENDIX 2 (cont'd.)

```
    axec:-
        DECOOE untt ">
            to the appropiate executio
                ! unit.
            beg in
            := BRANCH.UNII(I),
            = BOOLEAN.UNII(1)
            = ADD.UNII(I)
                IONG. ADO.UNII
            = MULIIPLY.UNIJ.O(I)
            = MULTIPLY.UNII.I(I)
            * OIVIDE.UNII(I)
            = INCREMENI.UNII.O(I),
            := INCRLMENI.UN11.1(1)
            end
        ond
    The ramainder of the ISP describes the ten arithmetic processing
    units. These unitswill function in parellel much as they do
    in the real COC 6600.
    Wote that floeting point instructions are decoded but this ISP
    does not describe their octuel execution
    *Branch.Unit**
    BRANCH.UNIT(1<29:0>)[proces5: criticel] :=
        begin
**Brench.0eclarazions**
    fm}\langle5:0\rangle:= i<29:24\rangle
    i. \langle2:0\rangle:= \<23:21\rangle.
    j. \langle2:0\rangle:= i<20:18\rangle,
    -*Branch.Execuzion**{oc}
    brench[mein] :=
        begin
            begin
            begin
            #010:= RJ := (MP[ki+RACM] = N04009(PC+1)<17:0>8*00000000000 next
            02??:= JP:* {PC = kl limorkk{})
            N030:= 2R := IF XREG[j.] eq| O # PC = kl.
            N031:= W2 := IF XREG[j.] neq 0 mPC = M1.,
            N033 := NG := If XREG[j].]<59> => PC . k1.
            M034 := IR := IF not ((XREG[j.]<59:4日) eq|{us} "3777) or
            035 (XREG[j,]<59:48> eq1{u5} #4000)) =>PC = kl
```



```
            #03B:= OF := IF not (iXREG[j,]<59:48> eq|[us) "1777) or k
            037:= 10 := If (XREG[}.]<59:48> eq1[u5} (XR&G[j.]<59:48> eq|(u5] #1777) or 
```



```
            MO5?? := NE := IF BREG[i.} neq{us} BREG{j.} # PC =k1,
            v07?? := LJ :# IF BRIG[i.] 1Ss[us] BREG[j.] =>PC * k1
            (PC lss(us] islo) or (PC gtr[us] ismi) #) merk() next
        dealloc(0)
        * nd
    and.
**Boolaan.Unit**
BOOLEAN.UNIT(i<29:0>)(process: critical) :=
    begin
*Boolean. Dacleretions**
        fm}\langle5:0\rangle:= i<29:24\rangle
        i. <2:0\rangle : = <<23:21>.
        }. {2:0) := i<20:18>.
    *Booleen.Execution**{us}
    000108n(main] :*
        OECODE fm #
                            | All instructions are "Bxi"
            begin
                = XREG[i.] = XREG[j.]. 
            "12:* XREG[i.] = XREG[j.] or 
            M14:= XRRG[i.]= not XREG[k.].
            M18:* XREG[i.]= XREG[j.] or (not XREG{k.]).
            and next
        dealloc(1)
        end
    end.
**Shift.Unst**
SHIFT.UNIT(i<29:0>)(process; critical) ;=
    begin
*Shift.0eclarations**
    fm <5:0\rangle:= i<29:24\rangle,
    j. <2:0\rangle:= i<23:21>,
    j. <2:0\rangle:= <20:18\rangle
    jk <5:0\rangle := i<20:15\rangle.
```

```
*Shift.Execution**{us}
    shirt[main] :#
    begin
        COOE fm #
        begin
        N20:= XREG[1.]=XREG[i.] s1r jk, ! LXI
```



```
            Beg in XREG[i.] = XREG[k.] sir BREG[j.]<5:0>
                0:= XREG[i.] = XREG[k.] sir BREG[j.]<6:0\rangle.0. 
                        begin XREG[i.] = 0.
                        1:= XREGII.j
                    end
                    end,
                    EN BREG[j.]\langle17\rangle =>
                                    A Axi
                                    begin DICODE BREG[j.]<10:8> eq1 00000 =>>
                                    begin XREG[i.]=0.
```




```
        "24 := not.described
            NXI
        #24 i= not.described,
        #25 := not.described.
            !uxi
                begin
                XREG[i.] <= XREG[k.]<59) & XREG[k,]<47:0\rangle
                BREG[j.] <= 2000 {us) XREG[k.}<58:48>
            *27:= begin
```



```
                OECOOE XREG[k.]<59) =>
                    begin XREG[i.]<58:48) = not BREG[j.]<10>
```



```
                end
                end.
            *43 : = begin
                MREG[i.] = 0 next & MXi
            MREG[i.]<50 next (jk neq 0) next
                XREG[i.]<59> *(jk neq 0) next (us) 1)
                end
            end next
        dealloc{2)
        end
    end.
**Add.Unit**
ADD.UNII(i<29:0>)[pracess: critical] :*
    begin
**Add.Oecleretions**
    *Add.Execution**{oc}
    add{main} :=
        login lm m
        Megin N- not.described, 
            end naxt
        dealloc(3)
        end
**Long - Add. Un 1t**
LONG.ADO.UNII{i<29:0\rangle) {process: critical} :=
    begin
**Long.Add.Oeclarations**
        fm}\langle6:0\rangle:= 1<29:24\rangle
        i. \langle2:0\rangle:= = <23:21\rangle
        j. <2:0\rangle := 1<20:18\rangle,
    **Long.Add.Execution* [OC]
    lsdd{msin):*
        begin
        OECOOE fm >>
```



```
        otherwise := no.op()
        fnd next
            dealloc(4)
        dea,
    end.
*MMultiply.Unit.0**
MULTIPLY.UNIT.O{i<29:0>){process; critical}:=
    begin
*MMultiply.O.Decleretions*
```

APPENDIX 2 (cont'd.)


```
        #5 :* aref(i.,AREG[j.] - BREG[k.]),
            end
        end,
    *60:*67 = = SBi
        begin
        OECODE m.
                begin
```



```
                *)
                * := BREG[i.] = BREG[j.] - BREG[k.]
            end
        *70:#77 - end,
        := bogin
            CODE m. m
                beg in XREG[l.]<= AREG[j.] + k1. 
                W0:=XREG[!.]<= AREG[j.] + k1.
            M4:= XREG[1.]<< XREG[j.]<17:0> + BRE
            #
                    end
                end
            end next
        dealloc(B)
        dend
**Increment.Unit.1**
INCREMENT.UNIT.1(i<29:0>){process: critical) ;=
    beg in
*"Increment.1.Declarations**
        fm <5:0\rangle := i<29:24>.
        m. \langle2:0\rangle:= i\langle26:24\rangle.
        1. <2:0\rangle:= \<23:21\rangle.
        j. \langle2:0\rangle:= i\langle20:18\rangle.
        k.<<17:0\rangle := i<17:0\rangle,
    **Increment.1.Execution**{oc}
    incri(main) :=
    begin foOf fm #
        begin
        - begin
        OECODE m. #
                begim
                #1 := aref({.,BREG[j.] + k1).0
                #2 := aref(i.,XREG[j-]<17:0> + k1))
                #3 :# araf(i..XREG[j.], + BrEG[k.]),
                #5 :* aref(i.,ARGG[j.] - - BREG[k.]).,
                #B:= aref(i.,BREG[j.] + BREG[k,]),
            end. end
    #B0:#B7 := SBi,
        bEgin
```



```
            *)
                    end
        #nd,
    W70:W77 := Sxi 
            OECODE m. =>
                begin XREG[i,]<= AREG[j.] + k1.
                #1:= XREG[i.]<< BREG[j.]+k1, 
            #2 := XREG[i.]<= XREG[j.]\langle17:0\rangle + k1,
            *4 := XREG[i.] <= AREG[j.] + BREG[k.],
            #6 := XREG[i.]<= BREG[j.] + BREG[k.].
                end
                end next
                end next
            dealloc(9)
        Men
REQUIRE.ISP |PC6600.ispl. I Peripheral Prucessor Description
```

