Chapter 39

Parallel operation in the Control Data 6600¹

James E. Thornton

History

In the summer of 1960, Control Data began a project which culminated October, 1964 in the delivery of the first 6600 Computer. In 1960 it was apparent that brute force circuit performance and parallel operation were the two main approaches to any advanced computer.

This paper presents some of the considerations having to do with the parallel operations in the 6600. A most important and fortunate event coincided with the beginning of the 6600 project. This was the appearance of the high-speed silicon transistor, which survived early difficulties to become the basis for a nice jump in circuit performance.

System organization

The computing system envisioned in that project, and now called the 6600, paid special attention to two kinds of use, the very large scientific problem and the time sharing of smaller problems. For the large problem, a high-speed floating point central processor with access to a large central memory was obvious. Not so obvious, but important to the 6600 system idea, was the isolation of this central arithmetic from any peripheral activity.

It was from this general line of reasoning that the idea of a multiplicity of peripheral processors was formed (Fig. I). Ten such peripheral processors have access to the central memory on one side and the peripheral channels on the other. The executive control of the system is always in one of these peripheral processors, with the others operating on assigned peripheral or control tasks. All ten processors have access to twelve input-output channels and may "change hands," monitor channel activity, and perform other related jobs. These processors have access to central memory, and may pursue independent transfers to and from this memory.

Each of the ten peripheral processors contains its own memory for program and buffer areas, thereby isolating and protecting the

¹AFIPS Proc. FJCC, pt. 2 vol. 26, pp. 33-40, 1964.

more critical system control operations in the separate processors. The central processor operates from the central memory with relocating register and file protection for each program in central memory.

Peripheral and control processors

The peripheral and control processors are housed in one chassis of the main frame. Each processor contains 4096 memory words of 12 bits length. There are 12- and 24-bit instruction formats to provide for direct, indirect, and relative addressing. Instructions provide logical, addition, subtraction, shift, and conditional branching. Instructions also provide single word or block transfers to and from any of twelve peripheral channels, and single word or block transfers to and from central memory. Central memory words of 60 bits length are assembled from five consecutive peripheral words. Each processor has instructions to interrupt the central processor and to monitor the central program address.

To get this much processing power with reasonable economy and space, a time-sharing design was adopted (Fig. 2). This design contains a register "barrel" around which is moving the dynamic information for all ten processors. Such things as program address, accumulator contents, and other pieces of information totalling 52 bits are shifted around the barrel. Each complete trip around requires one major cycle or one thousand nanoseconds. A "slot" in the barrel contains adders, assembly networks, distribution network, and interconnections to perform one step of any peripheral instruction. The time to perform this step or, in other words, the time through the slot, is one minor cycle or one hundred nanoseconds. Each of the ten processors, therefore, is allowed one minor cycle of every ten to perform one of its steps. A peripheral instruction may require one or more of these steps, depending on the kind of instruction.

In effect, the single arithmetic and the single distribution and assembly network are made to appear as ten. Only the memories are kept truly independent. Incidentally, the memory read-write cycle time is equal to one complete trip around the barrel, or one thousand nanoseconds.



Fig. 1. Control Data 6600.



Fig. 2. 6600 peripheral and control processors.

Input-output channels are bi-directional, 12-bit paths. One 12-bit word may move in one direction every major cycle, or 1000 nanoseconds, on each channel. Therefore, a maximum burst rate of 120 million bits per second is possible using all ten peripheral processors. A sustained rate of about 50 million bits per second can be maintained in a practical operating system. Each channel may service several peripheral devices and may interface to other systems, such as satellite computers.

Peripheral and control processors access central memory through an assembly network and a dis-assembly network. Since five peripheral memory references are required to make up one central memory word, a natural assembly network of five levels is used. This allows five references to be "nested" in each network during any major cycle. The central memory is organized in independent banks with the ability to transfer central words every minor cycle. The peripheral processors, therefore, introduce at most about 2% interference at the central memory address control. A single real time clock, continuously running, is available to all peripheral processors.

Central processor

The 6600 central processor may be considered the high-speed arithmetic unit of the system (Fig. 3). Its program, operands, and results are held in the central memory. It has no connection to the peripheral processors except through memory and except for two single controls. These are the exchange jump, which starts or interrupts the central processor from a peripheral processor, and the central program address which can be monitored by a peripheral processor.

A key description of the 6600 central processor, as you will see in later discussion, is "parallel by function." This means that a number of arithmetic functions may be performed concurrently. To this end, there are ten functional units within the central



Fig. 3. Block diagram of 6600.

processor. These are the two increment units, floating add unit, fixed add unit, shift unit, two multiply units, divide unit, boolean unit, and branch unit. In a general way, each of these units is a three address unit. As an example, the floating add unit obtains two 60-bit operands from the central registers and produces a 60-bit result which is returned to a register. Information to and from these units is held in the central registers, of which there are twenty-four. Eight of these are considered index registers, are of 18 bits length, and one of which always contains zero. Eight are considered address registers, are of 18 bits length, and serve to address the five read central memory trunks and the two store central memory trunks. Eight are considered floating point registers, are of 60 bits length, and are the only central registers to access central memory during a central program.

In a sense, just as the whole central processor is hidden behind central memory from the peripheral processors, so, too, the ten functional units are hidden behind the central registers from central memory. As a consequence, a considerable instruction efficiency is obtained and an interesting form of concurrency is feasible and practical. The fact that a small number of bits can give meaningful definition to any function makes it possible to develop forms of operand and unit reservations needed for a general scheme of concurrent arithmetic.

Instructions are organized in two formats, a 15-bit format and a 30-bit format, and may be mixed in an instruction word (Fig. 4). As an example, a 15-bit instruction may call for an ADD,



Fig. 4. Fifteen-bit instruction format.

designated by the f and m octal digits, from registers designated by the j and k octal digits, the result going to the register designated by the i octal digit. In this example, the addresses of the three-address, floating add unit are only three bits in length, each address referring to one of the eight floating point registers. The 30-bit format follows this same form but substitutes for the k octal digit an 18-bit constant K which serves as one of the input operands. These two formats provide a highly efficient control of concurrent operations.

As a background, consider the essential difference between a general purpose device and a special device in which high speeds are required. The designer of the special device can generally improve on the traditional general purpose device by introducing some form of concurrency. For example, some activities of a housekeeping nature may be performed separate from the main sequence of operations in separate hardware. The total time to complete a job is then optimized to the main sequence and excludes the housekeeping. The two categories operate concurrently.

It would be, of course, most attractive to provide in a general purpose device some generalized scheme to do the same kind of thing. The organization of the 6600 central processor provides just this kind of scheme. With a multiplicity of functional units, and of operand registers and with a simple and highly efficient addressing system, a generalized queue and reservation scheme is practical. This is called the *scoreboard*.

The scoreboard maintains a running file of each central register, of each functional unit, and of each of the three operand trunks to and from each unit. Typically, the scoreboard file is made up of two-, three-, and four-bit quantities identifying the nature of register and unit usage. As each new instruction is brought up, the conditions at the instant of issuance are set into the scoreboard. A snapshot is taken, so to speak, of the pertinent conditions. If no waiting is required, the execution of the instruction is begun immediately under control of the unit itself. If waiting is required (for example, an input operand may not yet be available in the central registers), the scoreboard controls the delay, and when released, allows the unit to begin its execution. Most important, this activity is accomplished in the scoreboard and the functional unit, and does not necessarily limit later instructions from being brought up and issued.

In this manner, it is possible to issue a series of instructions, some related, some not, until no functional units are left free or until a specific register is to be assigned more than one result. With just those two restrictions on issuing (unit free and no double result), several independent chains of instructions may proceed concurrently. Instructions may issue every minor cycle in the absence of the two restraints. The instruction executions, in comparison, range from three minor cycles for fixed add, 10 minor cycles for floating multiply, to 29 minor cycles for floating divide.

To provide a relatively continuous source of instructions, one buffer register of 60 bits is located at the bottom of an instruction stack capable of holding 32 instructions (Fig. 5). Instruction words from memory enter the bottom register of the stack pushing up the old instruction words. In straight line programs, only the bottom two registers are in use, the bottom being refilled as quickly as memory conflicts allow. In programs which branch back to an instruction in the upper stack registers, no refills are allowed after the branch, thereby holding the program loop completely in the stack. As a result, memory access or memory conflicts are no longer involved, and a considerable speed increase can be had.

Five memory trunks are provided from memory into the central processor to five of the floating point registers (Fig. 6). One address register is assigned to each trunk (and therefore to the floating point register). Any instruction calling for address register result implicitly initiates a memory reference on that trunk. These instructions are handled through the scoreboard and therefore tend to overlap memory access with arithmetic. For example, a new memory word to be loaded in a floating point register can be brought in from memory but may not enter the register until all previous uses of that register are completed. The central registers, therefore, provide all of the data to the ten functional units, and receive all of the unit results. No storage is maintained in any unit.

Central memory is organized in 32 banks of 4096 words. Consecutive addresses call for a different bank; therefore, adjacent addresses in one bank are in reality separated by 32. Addresses may be issued every 100 nanoseconds. A typical central memory information transfer rate is about 250 million bits per second.

As mentioned before, the functional units are hidden behind the registers. Although the units might appear to increase hardware duplication, a pleasant fact emerges from this design. Each unit may be trimmed to perform its function without regard to others. Speed increases are had from this simplified design.

As an example of special functional unit design, the floating multiply accomplishes the coefficient multiplication in nine minor cycles plus one minor cycle to put away the result for a total of 10 minor cycles, or 1000 nanoseconds. The multiply uses layers of carry save adders grouped in two halves. Each half concurrently forms a partial product, and the two partial products finally merge while the long carries propagate. Although this is a fairly large complex of circuits, the resulting device was sufficiently smaller than originally planned to allow two multiply units to be included in the final design.



Fig. 5. 6600 instruction stack operation.



Fig. 6. Central processor operating registers.

To sum up the characteristics of the central processor, remember that the broadbrush description is "concurrent operation." In other words, any program operating within the central processor utilizes some of the available concurrency. The program need not be written in a particular way, although centainly some optimization can be done. The specific method of accomplishing this concurrency involves *issuing* as many instructions as possible while handling most of the conflicts during *execution*. Some of the essential requirements for such a scheme include:

- I Many functional units
- 2 Units with three address properties
- 3 Many transient registers with many trunks to and from the units
- 4 A simple and efficient instruction set

Construction

Circuits in the 6600 computing system use all-transistor logic (Fig. 7). The silicon transistor operates in saturation when switched "on" and averages about five nanoseconds of stage delay. Logic circuits are constructed in a cordwood plug-in module of about $2\frac{1}{2}$ inches by $2\frac{1}{2}$ inches by 0.8 inch. An average of about 50 transistors are contained in these modules.

Memory circuits are constructed in a plug-in module of about six inches by six inches by $2\frac{1}{2}$ inches (Fig. 8). Each memory module contains a coincident current memory of 4096 12-bit words. All read-write drive circuits and bit drive circuits plus address translation are contained in the module. One such module is used for each peripheral processor, and five modules make up one bank of central memory.

Logic modules and memory modules are held in upright hinged chassis in an X shaped cabinet (Fig. 9). Interconnections between modules on the chassis are made with twisted pair transmission



Fig. 7. 6600 printed circuit module.

lines. Interconnections between chassis are made with coaxial cables.

Both maintenance and operation are accomplished at a programmed display console (Fig. 10). More than one of these consoles may be included in a system if desired. Dead start facilities bring



Fig. 8. 6600 memory module.



Fig. 9. 6600 main frame section.



Fig. 10. 6600 display console.

the ten peripheral processors to a condition which allows information to enter from any chosen peripheral device. Such loads normally bring in an operating system which provides a highly sophisticated capability for multiple users, maintenance, and so on.

The 6600 Computer has taken advantage of certain technology advances, but more particularly, logic organization advances

which now appear to be quite successful. Control Data is exploring advances in technology upward within the same compatible structure, and identical technology downward, also within the same compatible structure.

References

AllaR64; ClayB64

APPENDIX 1 CDC 6400, 6500, 6600 CENTRAL PROCESSOR ISP DESCRIPTION

Apper	ndix I
CDC 6400, 6500, 6600 Centra	al Processor ISP Description
Pc State	
P<17:0>	Program counter
X[0:7]<59:0>	Main arithmetic registers. X[1:5], are implicitly loaded from
A[0:7]<17:0>	Mp when A[1:5] are loaded. X[6:7] are implicitly stored in Mp when A[6:7] ars loaded.
B[1:7]<17:0>	B registers are general arithmetic registers, and can be used as index registers.
Run	1 if interpreting instructions, not under program control.
EM<17:0>	Exit mode bits
Address_out_of_range_mode := EM<12>	
operand_out_of_range_mode := EM<13>	
Indefinite_operand_mode := EM<14>	
The above description is incomplete in that the above 3 mode's a an alarm condition occurs "and" the mode is a one.	alarm allow conditions to trap Pc at Mp[RA]. Trapping occurs if
Mp State	
Mp[0:777777 ₈]<59:0>	main core memory of 2 ¹⁸ w, (256 kw)
Ms [0:2015232]≪9:0>	ECS/Extended Core Storage Program can only transfer data between Mp and Ms. Program cannot be executed in Ms.
RA⊲7:0>	reference (or relocation) address register to map a logical Mp' into physical Mp
FL⊲7:0>	field length - the bounde register which limits a program's access to a range of Mp'
RAECS <59:36 >	reference or relocation register for Ms(Extended Core Storage)
FLECS<59:36>	field length for ECS
Address.out	a bit denoting a state when memory mapping is invalid
Memory Mapping Process This process maps or relocates a logical program, at location Mp	', and Ms', into physical Mp and Ms.
$Mp'[X] := ((X < FL) \rightarrow Mp[X + RA]);$	logical Mp'
$(X \ge FL) \rightarrow (Run \leftarrow 0; Address_out_of_range \leftarrow 1))$	
$Ms'[X] := ((X < FLECS) \rightarrow Ms[X] + RAECS]);$	logical Ms'
$(X \ge FLECS) \rightarrow (Run \leftarrow 0; Address_out_of_range \leftarrow 1))$	
Exchange jump storage allocation map at location, n within Mp:	
The following Mp" array is reserved when Pc state is stored, and a Peripheral and Control Processor enacts the operation: (Mp" \leftarrow	l switched to another job. The exchangs jump instruction in Mp; $Mp \leftarrow Mp$ ").
Mp"[n]<53:0> := PDA[0]D0000008	
Mp"[n+1]<53:0> := RA⊡A[1]□B[1]	
Mp"[n+2]<53:0> := FL□A[2]□B[2]	
Mp"[n+3]<53:0> := EMCA[3]CB[3]	
Mp''[n+4] := RAECS_A[4]_B[4]	
Mp"[n+5] := FLECS_A[5]_B[5]	
Mp''[n+6]<35:0> := A[6]□B[6]	
Mp"[n+7]<35:0> := A[7]DB[7]	
Mp"[n+10 ₈ :n+17 ₈]:= X[0:7]	

Instruction Format although 30 bits, most instructions are 15 bits; see instruction<29:0> Instruction Interpretation Process operation code or function fm<5:0> := instruction<29:24> fmi<8:0> := fm⊡i extended op code i<2:0> specifies a register or an extension to op code := instruction<23:21> J<2:0> := instruction<20:18> specifies a register k<2:0> := instruction<17:15> specifies a register ik<5:0> := 1ok a shift constant (6 bits) K<17:0> := instruction<17:0> an 18 bit address size constant long_instruction := $((fm < 10_o) \vee$ 30 bit instruction $(50 \leq fm < 53) \vee$ $(60 \leq fm < 63) \vee$ $(70 \le fm < 73))$ 15 bit instruction short_instruction := - long instruction Instruction Interpretation Process A 15 bit (short) or 30 bit (long) instruction is fetched from $Mp'[P] \sim p \times 15 + 15 - 1:p \times 15^{>}$ where p = 3, 2, 1, or 0. A 30 bit instruction cannot be stored across word boundaries (or in 2, Mp' locations). $p < l >_L$ a pointer to 15 bit quarter word which has instruction Run \rightarrow (instruction<29:15> \leftarrow Mp'[P]<(p \times 15 + 14):(p \times 15)>; next fetch $p \leftarrow p - 1$; next $(p = 0) \land long_instruction \rightarrow Run \leftarrow 0;$ $(p \neq 0) \land long_instruction \rightarrow ($ instruction $(4:0) \leftarrow Mp'[P] < (p \times 15 + 14): (p \times 15) >;$ $p \leftarrow p - 1$; next Instruction_execution; next execute $(p = 0) \rightarrow (p \leftarrow 3; P \leftarrow P + 1))$ Instruction Set and Instruction Execution Process Operand fetches or stores between Mp' and X(i) occur by loading or storing registers A[i]. If (0 < i < 6) a fetch from Mp'(A[i]] occurs. If ($i \ge 6$) a store is made to Mp'(A[i]]. The description does not describe Address out_of_range case, which is treated like a null operation. Instruction_execution := (Set A[i]/SA "SAi Ai + K" (fm = 50) \rightarrow (A[i] \leftarrow A[j] + K; next Fetch_Store); "SAI BI + K" (fm = 51) \rightarrow (A[i] \leftarrow B[j] + K; next Fetch_Store); "SAI X] + K" (fm = 52) \rightarrow (A[i] \leftarrow X[]]<17:0> + K; next Fetch_Store); "SAI X] + Bk" (fm = 53) \rightarrow (A[i] \leftarrow X[j]<17:0> + B[k]; next Fetch_Store); "SA; Aj + Bk^{μ} (fm = 54) \rightarrow (A[i] \leftarrow A[j] + B[k]; next Fetch_Store); "SAi A] - Bk" (fm = 55) \rightarrow (A[i] \leftarrow A[j] - B[k]; next Fetch_Store); "SAi B] + Bk" (fm = 56) \rightarrow (A[!] \leftarrow B[j] + B[k]; next Fetch Store); "SAi Bj - Bk" (fm = 57) \rightarrow (A[i] \leftarrow B[j] - B[k]; next Fetch Store); Fetch_Store := ($(0 < i < 6) \rightarrow (X[i] \leftarrow Mp'[A[i]]);$ process to get operand in X or store operand from X when A is written $(i \ge 6) \rightarrow (Mp'[\Lambda[i] \leftarrow X[i]))$ Operations on B and X Set B[i]/SBi "SBi A] + K" (fm = 60) \rightarrow (B[i] \leftarrow A[j] + K);

```
"SBi Bj + K" (fm = 61) \rightarrow (B[i] \leftarrow B[j] + K);
        "SBI Xj + K" (fm = 62) \rightarrow (B[i] \leftarrow X[j]<17:0> + K);
        "SBi Xj + Bk" (fm = 63) \rightarrow (B[i] \leftarrow X[j]<17:0> + B[k]);
        "SBi Aj + Bk" (fm = 64) \rightarrow (B[i] \leftarrow A[j] + B[k]);
        "SBi Aj - Bk" (fm = 65) \rightarrow (B[i] \leftarrow A[i] - B[k]);
        "SBi Bj + Bk" (fm = 66) \rightarrow (B[i] \leftarrow B[j] + B[k]);
        "SBi Bj - Bk" (fm = 67) \rightarrow (B[i] \leftarrow B[j] - B[k]);
   Set X[i]/SXi
       "SXi Aj + K" (fm = 70) \rightarrow (X[i] \leftarrow sign_extend(A[j] + K));
        "SXi Bj + K" (fm = 71) \rightarrow (X[i] \leftarrow sign_extend(B[j] + K));
        "SXi Xj + K" (fm = 72) \rightarrow (X[i] \leftarrow sign_extend(X[j] + K));
       "SXi Xj + Bk" (fm = 73) \rightarrow (X[i] \leftarrow slgn_extend(X[j] + B[k]));
        "SXi Aj + Bk" (fm = 74) \rightarrow (X[i] \leftarrow sign_extend(A[j] + B[k]));
       "SXi Aj - Bk" (fm = 75) \rightarrow (X[i] \leftarrow sign_extend(A[j] - B[k]));
        "SXi Bj + Bk" (fm = 76) \rightarrow (X[i] \leftarrow sign_extend(B[j] + B[k]));
       "SXi Bj - Bk" (fm = 77) → (X[i] \leftarrow slgn_extend(B[j] - B[k]));
   Miscellaneous program control
       "PS" (:= fm = 0) → (Run \leftarrow 0);
                                                                                              program stop
        "NO" (:= fm = 46) \rightarrow ;
                                                                                              no operation; pass
   Jump unconditional
       "JP Bi + K" (:= fm = 02) \rightarrow (P \leftarrow B[i] + K; p \leftarrow 3);
                                                                                              jump
   Jump on X[j] conditions
       "ZR Xj K" (:= fmi = 030) \rightarrow ((X[j] = 0) \rightarrow (P \leftarrow K; p \leftarrow 3));
                                                                                              2870
       "NZ Xj K" (:= fmi = 031) \rightarrow ((X[j] \neq 0) \rightarrow (P \leftarrow K; p \leftarrow 3));
                                                                                             non zero
       "PL Xj K" (:= fmi = 032) \rightarrow ((X[j] \geq 0) \rightarrow (P \leftarrow K; p \leftarrow 3));
                                                                                             plus or position
       "NG Xj K" (:= fmi = 033) \rightarrow ((X[j] < 0) \rightarrow (P \leftarrow K; P \leftarrow 3));
                                                                                             negative
       "IR Xj K" (:= fmi = 034) \rightarrow (
                                                                                              out of range constant tests
       \neg ((X[j] \land 59:48 \rightarrow 3777) \lor (X[j] \land 59:48 \rightarrow 4000)) \rightarrow P \leftarrow K; p \leftarrow 3);
       "OR Xj K" (:= fmi = 035) \rightarrow (
            (X[j] \le 9:48 \ge 3777) \lor (X[j] \le 9:48 \ge 4000) \rightarrow (P \leftarrow K; p \leftarrow 3));
       "DF Xj K" (:= fmi = 036) \rightarrow (
                                                                                              indefinite form constant tests
            (X[j] \le 9:48 \ge 1777) \lor (X[j] \le 9:48 \ge 6000) \to (P \leftarrow K; p \leftarrow 3));
       "ID Xi K" (:= fmi = 037) \rightarrow (
            (X[j] \leq 59:48 \geq 1777) \lor (X[j] \leq 59:48 \geq 6000) \rightarrow (P \leftarrow K; p \leftarrow 3));
  Jump on B[i], B[j] comparison
       "EQ Bi Bj K" (:= fm = 04) \rightarrow ((B[i] = B[j]) \rightarrow (P \leftarrow K; p \leftarrow 3));
                                                                                                    equal
       "NE Bi Bj K" (:= fm = 05) \rightarrow (\langle B[i] \neq B[j]) \rightarrow (P \leftarrow K; p \leftarrow 3));
                                                                                                   not equal
       "GE Bi Bj K" (:= fm = 06) \rightarrow ((B[i] \geq B[j]) \rightarrow (P \leftarrow K; p \leftarrow 3));
                                                                                                   greater than or equal
       "LT Bi Bj K" (:= fm = 07) \rightarrow ((B[i] < B[j]) \rightarrow (P \leftarrow K; p \leftarrow 3));
                                                                                                   less than
  Subroutine call
       "RJ K" (:= fmi = 010) \rightarrow (
                                                                                              return jump
            M[K] \leq 59:30^{\circ} \leftarrow 04_{Q} \Box 00_{Q} \Box (P + 1) \Box 000000_{Q}; \text{ next}
            (P \leftarrow K + 1; p \leftarrow 3));
Peading (REC) and writing (WEC) Mp with Extended Core Storage, subjected to bounds checks, and Ms', Mp' mapping
  "REC Bj + K" (:= fmi = 011) \rightarrow (
                                                                                             read extended core
```

```
M_{D}'[A[0]:A[0] + B[]] + K-1] \leftarrow M_{S}'[X[0]:X[0] + B[]] + K-1]); =
    "WEC B] + K" (:= fmi = 012) \rightarrow (
                                                                                            writs extended core
        M_{S'}[X[0];X[0] + B[1] + K-1] \leftarrow M_{D'}[A[0];A[0] + B[1] + K-1]);
Fixed Point Arithmetic and Logical operations using X
     "IXi X] + Xk" (:= fm = 36) \rightarrow (X[i] \leftarrow X[j] + X[k]); 
                                                                                            integer sum
    "IXI XJ - Xk" (:= fm = 37) \rightarrow (X[I] \leftarrow X[J] - X[k]);
                                                                                            integer difference
                                                                                            count the number of bits in X[k]
    "CXi Xk" (:= fm = 47) \rightarrow (X[i] \leftarrow sum_modulo_2(X[k]);
    "BXi Xj" (:= fm = 10_{g}) \rightarrow (X[i] \leftarrow X[j]);
                                                                                            transmit
    \texttt{''BXi Xj * Xk'' (:= fm = 11_8)} \rightarrow (X[i] \leftarrow X[i] \leftarrow X[j] \land X[k]);
                                                                                            logical product
    "BX: Xj + Xk" (:= fm = 12) \rightarrow (X[i] \leftarrow X[j] \lor X[k]);
                                                                                            logical sum
    "BXi Xj - Xk" (:= fm = 13) \rightarrow (X[i] \leftarrow X[j] \oplus X[k]);
                                                                                            logical difference
    "BXi - Xk" (:= fm = 14) \rightarrow (X[i] \leftarrow X[k]);
                                                                                            transmit complement
    "BXi - Xk * X]" (:= fm = 15) → (X[i] \leftarrow X[i] \land \neg X[k]);
                                                                                            logical product and complement
                                                                                            logical sum and complement
    "BXi - Xk + X]" (:= fm = 16) \rightarrow (X[i] \leftarrow X[j] \lor \neg X[k]);
    "BXI = Xk - Xj" (:= fm = 17) \rightarrow (X[i] \leftarrow X[j] \oplus \neg X[k]);
                                                                                            logical difference and complement
    "LXi ]k" (:= fm = 20) → (X[i] ← X[i] × 2<sup>]k</sup> {rotate});
    "AXI ]k" (:= fm = 21) \rightarrow (X[i] \leftarrow X[i] / 2<sup>jk</sup>);
                                                                                           arithmetic right shift
    "LXi Bj Xk" (:= fm = 22) \rightarrow (
                                                                                           left shift nominally
          - \mathbb{R}[\mathbf{j}] < 17 > \rightarrow \mathbb{X}[\mathbf{i}] \leftarrow \mathbb{X}[\mathbf{k}] \times 2^{\mathbb{B}[\mathbf{j}]} < 5:0 > \{ \text{rotate} \}; 
           \mathbb{B}[\mathbb{I}] < 17 > \rightarrow \mathbb{X}[\mathbb{I}] \leftarrow \mathbb{X}[\mathbb{K}] / 2^{\neg \mathbb{B}[\mathbb{I}]} < 10:0^{>});
    AXi B Xk^{ii} (:= fm = 23) \rightarrow (
                                                                                           arithmetic right shift nominally
         -B[]] < 17 > \rightarrow X[i] \leftarrow X[k] / 2^{B[]] < 10:0>}
           B[j] < 17 > \rightarrow X[i] \leftarrow X[k] \times 2^{\neg B[j] < 5:0 > } \{rotate\}\};
    "MXi 1k" (:= fm = 43) \rightarrow (
                                                                                           form mask
        X[i] < 59:59 - jk + 1 > \leftarrow 2^{jk} - 1;
        (1k = 0) \rightarrow X[1] \leftarrow 0);
Floating Foint Arithmetic using X
Only the least significant (10) part of arithmetic is stored in Floating DP operations.
    "FX1 X] + Xk" (:= fm = 30) → (X[1] \leftarrow X[]] + X[k] {sf});
                                                                                           floating sum
    "FXi XJ - Xk" (:= fm = 31) \rightarrow (X[i] \leftarrow X[J] - X[k] \{sf\});
                                                                                           floating difference
    "DXi X] + Xk" (:= fm = 32) → (X[i] \leftarrow X[i] + X[k] {1s.df});
                                                                                           floating dp sum
    "DXi Xj - Xk" (:= fm = 33) \rightarrow (X[i] \leftarrow X[j] - X[k] {ls.df});
                                                                                           floating dp difference
    "RXi X] + Xk" (:= fm = 34) \rightarrow (
        X[i] \leftarrow round(X[j]) + round(X[k]) {sf});
    "RXI XI - Xk" (:= fm = 35) \rightarrow (
                                                                                           round floating difference
        X[1] \leftarrow round(X[j]) - round(X[k]) {sf});
    "FXi XJ * Xk" (:= fm = 40) \rightarrow (X[i] \leftarrow X[i] x X[k] {sf});
                                                                                           floating product
    "RXi X] * Xk" (:= fm = 4]) \rightarrow (
                                                                                           round floating product
        X[i] \leftarrow X[j] \times X[k] \{sf\}; next X[i] \leftarrow round(X[i]) \{sf\});
    "DXi X] * Xk" (:= fm = 42) \rightarrow (X[i] \leftarrow X[j] x X[k] {1s.df});
                                                                                           floating dp product
    "FXi X] / Xk" (:= fm = 44) \rightarrow (X[i] \leftarrow X[]] / X[k] {sf});
                                                                                           floating divide
    "RXi X] / Xk" (:= fm = 45) \rightarrow (X[i] \leftarrow round(X[j] / X[k]) {sf}); round floating divide
    "NXi Bj Xk<sup>+1</sup> (:= fm = 24) \rightarrow (
                                                                                           normalize
        X[i] \leftarrow normalize(X[k]) {sf};
        B[J] ← normalize_exponent(X[k]) {sf});
```

"ZX: BJ Xk" (:= fm = 25) \rightarrow (round and normalize
$X[i] \leftarrow round(X[k]) \{sf\}; next$	
X[i] ← normalize(X[i]) {sf};	
<pre>B[j] ← normalize_exponent(X[i]) {sf});</pre>	
$\texttt{`'UXi BJ Xk' (:= fm = 26)} \rightarrow (\texttt{B[J]} \leftarrow \texttt{X[k]} < \texttt{58:48} \{\texttt{si}\};$	unpack
$X[i] \leftarrow X[k] < 59,47:0 \{si\}$;	
$\label{eq:relation} \texttt{''PXi Bj Xk'' (:= fm = 27)} \rightarrow (\texttt{X[k]} < \texttt{58:48} \leftarrow \texttt{B[J] \{si\}};$	pack
X[k]<59,47:0> ← X[i] {si})	
)	end Instruction $execution$

APPENDIX 2 CDC 6400, 6500, 6600, AND 6416 PERIPHERAL AND CONTROL PROCESSORS, PCP, ISP DESCRIPTION

Арре	ndix 2
CDC 6400, 6500 Peripheral and Control Pro	, 6600, and 6416 cessors/PCP, ISP Description
Pc State	
A<17:0>	accumulator
P<11:0>	Program Address Counter
Mp State	
M[0:4095]<11:0>	Mp
M index[0:63]<11:0>:= M[0:63]<11:0>	special array in Mp reserved for index register
C('Central) State	
CP_P<17:0>	the main Pc instruction address counter
CPM[0:7777778]<59:0>	the Mp of main C
IO Registers for C('PCP)	
C_OATA[0:63]<11:0>	data buffers at peripheral K's
C_ACT[0:63]	a bit to denote if I of the 64 K's is active
C_FLG[0:63]	denotes a full (or empty) buffer at the K
C_FCN[0:63]<11:0>	function or instruction register at a specific K
Instruction Format	
Ins[0:]]<]]:0>	instruction
long_instruction	2 w instruction: defined in terms of op codes, see Table, page
shortwinstruction := - long_instruction	1 w instruction
F<5:℃ := Ins[0]<11:6>	function or op code
<5:0> := ins[0]<5:0>	
m<11:0> := Ins[1]	address part
dm<17:0> :≃ d⊡m	
i <ll:0> := Ins[1]<ll:0></ll:0></ll:0>	indirect bit
d_sign<11:0> := (
$\neg d < 5 > \rightarrow 0 \Box d;$	
$d < 5 \rightarrow \neg d$)	
md<11:0> := (
$(d = 0) \rightarrow m;$	
$(d \neq 0) \rightarrow m + M[d])$	
Effective Address Calculation Process	
$z := ((F < 5: \gg = 3) \rightarrow d;$	
$(F<5: \gg = 4) \rightarrow i;$	
$(F < 5: \implies = 5) \rightarrow md)$	
Instruction Interpretation Process	
Run → (lns[0] ← M[P]; P ← P + 1; next	fetch
long_instruction → (Ins[1] ← M[P]; P ← P + 1): next	
Instruction execution)	erecute

Implementation The 10 \times 52 bits in the barrel for the 10 PCP ISP include:

A[0:9]<17:0>

P[0:9]<11:0>

Temporary Hardware registers (not in the ISP)

Q[0:9]<11:0>

K[0:9]<5:0>

T[0:9]<2:0>

 $F = X_8 Y_8$

accumulators instruction address counters

Instruction execution := (

low order 6 bits of an instruction or address data

six bits hold the operation code. The 3 bits specify the trip count or state of an instruction's interpretation.

X	Y8 00	01	02	03	04	05	06	07
U	PSN →; null	$LJM \rightarrow ($ $P \leftarrow md);$	$\begin{array}{l} \text{RJM} \rightarrow (\\ \text{M[md]} \leftarrow \text{P};\\ \text{P} \leftarrow \text{ md+1}); \end{array}$	UJN → (($ZJN \rightarrow ($ (A=0) \rightarrow ($\begin{array}{c} NJN \rightarrow (\\ (A \neq 0) \rightarrow (\end{array}$	$\begin{array}{l} PJN \rightarrow (\\ \neg A{<}17{>} \rightarrow (\end{array}$	$\begin{array}{l} \text{MJN} \rightarrow (\\ \text{A}{<}17{>} \rightarrow (\end{array}$
00				*		P← P+d⊔sign));		+
10	SHN → (A←Ax2dusign)	LMN → (A←A⊕d);	$ LPN \rightarrow (A \leftarrow A \land d); $	SCN → (A ← AAmad);	LDN →(A←d);	LCN → (A ← d);	ADN→ (A←A+d);	SBN \rightarrow (A \leftarrow A-d);
	*	*	#	*	#	*	*	*
20	LDC → (A← dm):	ADC → (A← A+dm);	LPC → (A← A∧dm);	LMC → (A←A⊕dm);	PSN →; null	PSN →;	EXN →(CP⊔P←A);	$\begin{array}{c} RPN \to (\\ A \leftarrow CP P); \end{array}$
30	LDD → (ADD → (SBD → (LMD → (STD → (RAD → (AOD → (SOD → (
40	LDI → (ADI → (SBI → (LMI → (STI → (RAI →(A01 → (SOI → (
50	LOM → (A← M[z]):	$\begin{array}{l} \text{ADM} \rightarrow (\\ \text{A} \leftarrow \text{A} + \text{M} [z]); \end{array}$	$\begin{array}{l} SBM \to (\\ A \leftarrow A - M[z]); \end{array}$	LMM → (A←A⊕M[z]);	STM → (M[z]← A);	$ \begin{array}{l} RAM \rightarrow (\\ A \leftarrow A + M[z]; \\ next \\ M[z] \leftarrow A); \end{array} $	$\begin{array}{l} AOM \rightarrow (\\ A \leftarrow M[z]+1;\\ next\\ M[z] \leftarrow A); \end{array}$	SOM (A←M[z]-1; next M[z]←A);
60	CRD → (M[d:d+5]← CPM[A]);	CRM → (M[m:m+ 5xM[d]-1]← CPM[A:A+ M[d]-1]);	CWD → (CPM[A]← M[d:d+5]);	CWM → (CPM[A:A+ M[d]-1]← M[m:m+ 5×M[d]-1]);	$\begin{array}{c} AJM \rightarrow (\\ C \square ACT [d] \rightarrow (\\ \bullet \end{array}$	$\begin{array}{c} IJM \rightarrow (\\ \neg C \triangleleft ACT[d] \rightarrow (\\ \neg P \leftarrow m)); \end{array}$	FJM → (CwFLG[d]→ (EJM → (¬ C _u FLG[d]→ (
70	$\begin{array}{c} 1AN \rightarrow (\\ A\leftarrow \\ C_DATA[d]): \end{array}$	$\begin{array}{l} IAM \to (\\ C_{L}FLG[d] \to (\\ M[m:m*A] \leftarrow \\ C_{L}DATA[d])); \end{array}$	$OAN \rightarrow ($ $C \cup DATA[d]$ $\leftarrow A);$	$\begin{array}{l} \text{OAM} \rightarrow (\\ (\neg \ C \ FLG[d] \rightarrow \\ C \ DATA[d] \\ \leftarrow \ M[m:m+A])); \end{array}$	ACN → (C_ACT[d] ←1);	$\begin{array}{c} \text{DCN} \rightarrow (\\ \text{C_ACT[d]}\\ \leftarrow 0); \end{array}$	$\begin{array}{l} FAN \rightarrow \{\\ C C FCN[d]\\ & \land A \rangle; \end{array}$	$ \begin{array}{c} FNC \rightarrow (\\ C, FCN[d] \\ \leftarrow m); \end{array} $

) end Instruction execution

*1 word or short_instruction

Chapter 43 Parallel Operation in the Control Data 6600¹

James E. Thornton

History

In the summer of 1960, Control Data began a project which culminated October, 1964 in the delivery of the first 6600 Computer. In 1960 it was apparent that brute force circuit performance and parallel operation were the two main approaches to any advanced computer.

This paper presents some of the considerations having to do with the parallel operations in the 6600. A most important and fortunate event coincided with the beginning of the 6600 project. This was the appearance of the high-speed silicon transistor, which survived early difficulties to become the basis for a nice jump in circuit performance.

System Organization

The computing system envisioned in that project, and now called the 6600, paid special attention to two kinds of use, the very large scientific problem and the time sharing of smaller problems. For the large problem, a high-speed floating point central processor with access to a large central memory was obvious. Not so obvious, but important to the 6600 system idea, was the isolation of this central arithmetic from any peripheral activity.

It was from this general line of reasoning that the idea of a multiplicity of peripheral processors was formed (Fig. 1). Ten such peripheral processors have access to the central memory on one side and the peripheral channels on the other. The executive control of the system is always in one of these peripheral processors, with the others operating on assigned peripheral or control tasks. All ten processors have access to twelve inputoutput channels and may "change hands," monitor channel activity, and perform other related jobs. These processors have access to central memory, and may pursue independent transfers to and from this memory.

Each of the ten peripheral processors contains its own memory for program and buffer areas, thereby isolating and protecting the more critical system control operations in the separate processors.

¹AFIPS Proc. FJCC, pt. 2, vol. 26, 1964, pp. 33-40.

The central processor operates from the central memory with relocating register and file protection for each program in central memory.

Peripheral and Control Processors

The peripheral and control processors are housed in one chassis of the main frame. Each processor contains 4096 memory words of 12 bits length. There are 12- and 24-bit instruction formats to provide for direct, indirect, and relative addressing. Instructions provide logical, addition, subtraction, and conditional branching. Instructions also provide single word or block transfers to and from any of twelve peripheral channels, and single word or block transfers to and from central memory. Central memory words of 60 bits length are assembled from five consecutive peripheral words. Each processor has instructions to interrupt the central processor and to monitor the central program address.

To get this much processing power with reasonable economy and space, a time-sharing design was adopted (Fig. 2). This design contains a register "barrel" around which is moving the dynamic information for all ten processors. Such things as program address, accumulator contents, and other pieces of information totalling 52 bits are shifted around the barrel. Each complete trip around requires one major cycle or one thousand nanoseconds. A "slot" in the barrel contains adders, assembly networks, distribution network, and interconnections to perform one step of any peripheral instruction. The time to perform this step or, in other words, the time through the slot, is one minor cycle or one hundred nanoseconds. Each of the ten processors, therefore, is allowed one minor cycle of every ten to perform one of its steps. A peripheral instruction may require one or more of these steps, depending on the kind of instruction.

In effect, the single arithmetic and the single distribution and assembly network are made to appear as ten. Only the memories are kept truly independent. Incidentally, the memory read-write cycle time is equal to one complete trip around the barrel, or one thousand nanoseconds.

Input-output channels are bi-directional, 12-bit paths. One I2-bit word may move in one direction every major cycle, or 1000 nanoseconds, on each channel. Therefore, a maximum burst rate of 120 million bits per second is possible using all ten peripheral processors. A sustained rate of about 50 million bits per second can be maintained in a practical operating system. Each channel may service several peripheral devices and may interface to other systems, such as satellite computers.

Peripheral and control processors access central memory through an assembly network and a dis-assembly network. Since



Fig. 1. Control Data 6600.



Fig. 2. 6600 peripheral and control processors.

five peripheral memory references are required to make up one central memory word, a natural assembly network of five levels is used. This allows five references to be "nested" in each network during any major cycle. The central memory is organized in independent banks with the ability to transfer central words every minor cycle. The peripheral processors, therefore, introduce at most about 2% interference at the central memory address control.

A single real time clock, continuously running is available to all peripheral processors.

Central Processor

The 6600 central processor may be considered the high-speed arithmetic unit of the system (Fig. 3). Its program, operands, and results are held in the central memory. It has no connection to the peripheral processors except through memory and except for two single controls. These are the exchange jump, which starts or interrupts the central processor from a peripheral processor, and the central program address which can be monitored by a peripheral processor.

A key description of the 6600 central processor, as you will see in later discussion, is "parallel by function." This means that a number of arithmetic functions may be performed concurrently. To this end, there are ten functional units within the central processor. These are the two increment units, floating add unit, fixed add unit, shift unit, two multiply units, divide unit, boolean unit, and branch unit. In a general way, each of these units is a three address unit. As an example, the floating add unit obtains two 60-bit operands from the central registers and produces a 60 bit result which is returned to a register. Information to and from these units is held in the central registers, of which there are twenty-four. Eight of these are considered index registers, are of 18 bits length, and one of which always contains zero. Eight are considered address registers, are of 18 bits length, and serve to address the five read central memory trunks and the two store central memory trunks. Eight are considered floating point



Fig. 3. Block diagram of 6600.

registers, are of 60 bits length, and are the only central registers to access central memory during a central program.

In a sense, just as the whole central processor is hidden behind central memory from the peripheral processors, so, too, the ten functional units are hidden behind the central registers from central memory. As a consequence, a considerable instruction efficiency is obtained and an interesting form of concurrency is feasible and practical. The fact that a small number of bits can give meaningful definition to any function makes it possible to develop forms of operand and unit reservations needed for a general scheme of concurrent arithmetic.

Instructions are organized in two formats, a 15-bit format and a 30-bit format, and may be mixed in an instruction word (Fig. 4). As an example, a 15-bit instruction may call for an ADD, designated by the f and m octal digits, from registers designated by the j and k octal digits, the result going to the register designated by the i octal digit. In this example, the addresses of the three-address, floating add unit are only three bits in length, each address referring to one of the eight floating point registers. The 30-bit format follows this same form but substitutes for the k octal digit an 18-bit constant K which serves as one of the input operands. These two formats provide a highly efficient control of concurrent operations.

As a background, consider the essential difference between a general purpose device and a special device in which high speeds are required. The designer of the special device can generally improve on the traditional general purpose device by introducing some form of concurrency. For example, some activities of a



Fig. 4. Fifteen-bit instruction format.

housekeeping nature may be performed separate from the main sequence of operations in separate hardware. The total time to complete a job is then optimized to the main sequence and excludes the housekeeping. The two categories operate concurrently.

It would be, of course, most attractive to provide in a general purpose device some generalized scheme to do the same kind of thing. The organization of the 6600 central processor provides just this kind of scheme. With a multiplicity of functional units, and of operand registers and with a simple and highly efficient addressing system, a generalized queue and reservation scheme is practical. This is called the *scoreboard*.

The scoreboard maintains a running file of each central register, of each functional unit, and of each of the three operand trunks to and from each unit. Typically, the scoreboard file is made up of two-, three-, and four-bit quantities identifying the nature of register and unit usage. As each new instruction is brought up, the conditions at the instant of issuance are set into the scoreboard. A snapshot is taken, so to speak, of the pertinent conditions. If no waiting is required, the execution of the instruction is begun immediately under control of the unit itself. If waiting is required (for example, an input operand may not yet be available in the central registers), the scoreboard controls the delay, and when released, allows the unit to begin its execution. Most important, this activity is accomplished in the scoreboard and the functional unit, and does not necessarily limit later instructions from being brought up and issued.

In this manner, it is possible to issue a series of instructions, some related, some not, until no functional units are left free or until a specific register is to be assigned more than one result. With just those two restrictions on issuing (unit free and no double result), several independent chains of instructions may proceed concurrently. Instructions may issue every minor cycle in the absence of the two restraints. The instruction executions, in comparison, range from three minor cycles for fixed add, 10 minor cycles for floating multiply, to 29 minor cycles for floating divide.

To provide a relatively continuous source of instructions, one buffer register of 60 bits is located at the bottom of an instruction stack capable of holding 32 instructions (Fig. 5). Instruction words from memory enter the bottom register of the stack pushing up the old instruction words. In straight line programs, only the bottom two registers are in use, the bottom being refilled as quickly as memory conflicts allow. In programs which branch back to an instruction in the upper stack registers, no refills are allowed after the branch, thereby holding the program loop completely in the stack. As a result, memory access or memory conflicts are no longer involved, and a considerable speed increase can be had.

Five memory trunks are provided from memory into the central processor to five of the floating point registers (Fig. 6). One address register is assigned to each trunk (and therefore to the



Fig. 5. 6600 instruction stack operation.



Fig. 6. Central processor operating registers.

floating point register). Any instruction calling for address register result implicitly initiates a memory reference on that trunk. These instructions are handled through the scoreboard and therefore tend to overlap memory access with arithmetic. For example, a new memory word to be loaded in a floating point register can be brought in from memory but may not enter the register until all previous uses of that register are completed. The central registers, therefore, provide all of the data to the ten functional units, and receive all of the unit results. No storage is maintained in any unit.

Central memory is organized in 32 banks of 4096 words. Consecutive addresses call for a different bank; therfore, adjacent addresses in one bank are in reality separated by 32. Addresses may be issued every 100 nanoseconds. A typical central memory information transfer rate is about 250 million bits per second.

As mentioned before, the functional units are hidden behind the registers. Although the units might appear to increase hardware duplication, a pleasant fact emerges from this design. Each unit may be trimmed to perform its function without regard to others. Speed increases are had from this simplified design.

As an example of special functional unit design, the floating multiply accomplishes the coefficient multiplication in nine minor cycles plus one minor cycle to put away the result for a total of 10 minor cycles, or 1000 nanoseconds. The multiply uses layers of carry save adders grouped in two halves. Each half concurrently forms a partial product, and the two partial products finally merge while the long carries propagate. Although this is a fairly large complex of circuits, the resulting device was sufficiently smaller than originally planned to allow two multiply units to be included in the final design.

To sum up the characteristics of the central processor, remember that the broadbrush description is "concurrent operation." In other words, any program operating within the central processor utilizes some of the available concurrency. The program need not be written in a particular way, although certainly some optimization can be done. The specific method of accomplishing this concurrency involves *issuing* as many instructions as possible while handling most of the conflicts during *execution*. Some of the essential requirements for such a scheme include:

- 1 Many functional units
- 2 Units with three address properties
- 3 Many transient registers with many trunks to and from the units
- 4 A simple and efficient instruction set

Construction

Circuits in the 6600 computing system use all-transistor logic (Fig. 7). The silicon transistor operates in saturation when switched



Fig. 7. 6600 printed circuit module.

"on" and averages about five nanoseconds of stage delay. Logic circuits are constructed in a cordwood plug-in module of about $2^{1}/_{2}$ inches by $2^{1}/_{2}$ inches by 0.8 inch. An average of about 50 transistors are contained in these modules.

Memory circuits are constructed in a plug-in module of about six inches by six inches by $2\frac{1}{2}$ inches (Fig. 8). Each memory module contains a coincident current memory of 4096 12-bit



Fig. 8. 6600 memory module.



Fig. 9. 6600 main frame section.

words. All read-write drive circuits and bit drive circuits plus address translation are contained in the module. One such module is used for each peripheral processor, and five modules make up one bank of central memory.

Logic modules and memory modules are held in upright hinged chassis in an X shaped cabinet (Fig. 9). Interconnections between modules on the chassis are made with twisted pair transmission lines. Interconnections between chassis are made with coaxial cables.

Both maintenance and operation are accomplished at a programmed display console (Fig. 10). More than one of these



Fig. 10. 6600 display console.

consoles may be included in a system if desired. Dead start facilities bring the ten peripheral processors to a condition which allows information to enter from any chosen peripheral device. Such loads normally bring in an operating system which provides a highly sophisticated capability for multiple users, maintenance, and so on.

The 6600 Computer has taken advantage of certain technology advances, but more particularly, logic organization advances which now appear to be quite successful. Control Data is exploring advances in technology upward within the same compatible structure, and identical technology downward, also within the same compatible structure.

References

Allard, Wolf, and Zemlin [1964]; Clayton, Dorff, and Fagen [1964].

APPENDIX 1 ISP OF CDC 6600 PERIPHERAL AND CONTROL PROCESSOR

	PC6600(process) :=	#41 := A[id] = A[id] +{us}
	1 ISP of the COC 6600 Perinheral and Control Processor, Barrel distributor.	#42 := A[id] = A[id] -{us} : SBI - Subtract ((d)) M.PCPFM.PCPFd]].
	1 and 1/O channels.	#21 := A[id] = A[id] + dm, I ADC - Add dm #51 := A[id] = A[id] + (us] I ADM - Add (m + (d))
	! Although the 6600 has 10 identical Peripheral and Control processors. I the ISP for a single processor is shown. An identifying parameter	M.PCP[index(id)]. #52 := A[id] = A[id] -{us] SBM - Subtract (m + {d})
	I is utilized to specify which of the ten processors is active during I simulation	M.PCP[index(id)], #10 := (DFCDDF d<5) => 1 SHN - Shift d
	The COC 6600 Peripheral and Control processors each possess a	begin D := Alid] slc d
	4096 word 12 bit local memory. The ISP shows only one 4096 word memory which is used by all the "processors"	1 := A[id] sr0 (not d)
	••Channel State••	#11 ;= A[id]<5:0> = A[id]<5:0> t LMN - Logicel difference d
	CHANFD:117(11:0). 1 1/D channels	<pre>#12 := A[id] = A[id] and d, ! LPN - Logical product d #13 := A[id](5:0) = A[id](5:0) ! SCN - Selective clear d</pre>
	cact[0:11]<>. 1 Channel active indicator	and (not d). #33 :# AFid]<11:0>= AFid]<11:0> LMD - Logical difference (d)
	cful[0:11]⇔, I Channel full indicator	xor M.PCP[d]. #43 := A[id]<11:0>= A[id]<11:0> 1 LM1 ~ Lopical difference ((d))
	Barrel.State	xor M.PCP[M.PCP[d]]. #22 := A[id] = A[id] and dm, I LPC - Logical product dm
	A[0:9]<17:0>, 1 Barrel A registers P[0:9]<11:0>, 1 Barrel P registers	#23 := A[id] = A[id] ×or dm, ! LMC - Logical difference dm #53 := A[id]<11:0> = ! LMM - Logicel difference
	Q[0:9]<11:0>, I Garrel Q registers K[0:9]<8:0>, I Barrel K registers	! (m +(d)) A[id]<11:0> xor M.PCP[index(id)].
	PCP.Memory.State	#35 := M.PCP[d] = A[id] = A[id] 1 RAD - Replace add (d) + M.PCP[d].
	M.PCP[0:4095]<11:0>, 1 Only one PCP memory is shown	#36 := M.PCP[d] = A[id] ! AOD - Replace add one (d) = M.PCP[d] + 1,
	read[D:4]<11:0>, I Read pyramid	#37 := M.PCP[d] = A[id] ! SOO - Replace subtract one (d) = M.PCP[d] - 1.
	c.read<59:0> := read[0:4]<11:0>,	<pre>#45 := M.PCP[M.PCP[d]] = A[id] 1 RA1 - Repface add ((d)) = A[id] + M.PCP[M.PCP[d]],</pre>
	write[0:4]<11:0), [Write pyramid c.write(59:0> := write[0:4]<11:0>,	#4B ;= M.PCP[M.PCP[d]] = A[id] ! AD1 - Replace add one ((d)) = M.PCP[M.PCP[d]] + 1.
	PCP.Instruction.Format	#44 := M.PCP[M.PCP[d]] = A[td] I SUI - Reptace Subtrace one = M.PCP[M.PCP[d]] - 1, 1 ((d))
	pir(23:0). ! PCP Instruction register	#55 := M.PCP[index] = A[i0] I KAM - Replace and (m + (o)) = A[id] + M.PCP[index(id)], #55 := M.PCPLindex] = A[id]
	d < 5:0 > := pir<17:12, m < (1:0) = pir<17:12,	$= M_{PCP}[index] - M[ind] + 1, 1 (m + (d))$ $= M_{PCP}[index(id)] + 1, 1 (m + (d))$
	dm<17:0> :* pir<17:0>,	$= M_{\text{PCP}}[\text{index}(id)] - 1, 1 \text{ (m + (d))}$ $= M_{\text{PCP}}[\text{index}(id)] - 1, 1 \text{ (m + (d))}$
	Addressing.Calculation(us}	#04 :* IF A[id] eql(us) $D = >$ I ZJN - Zero Jump d P[id] * (P[id] - 1) + d.
	index(id<3:D>)<11:D> := 1 Indexed addressing begin	#05 := IF A[id] neq[us] 0 => I NJN - Nonzero jump d P[id] = (P[id] - 1) + d.
	OEČODE d egl 0 => begin	#06 := IF A[id]geq{us}0 =>
	D := (index = m + M.PCP[d]; P[id] = P[id] + t},	#07 :≖ IF A[iḋ] Īss(ùs] 0 => ! MJN - Minus jump d P[id] = (P[id] ~ 1) + d,
	1 := index = m end	#01 := P[id] = index(id),
	end.	<pre></pre>
		#26 := (WA11 (xjf eqv '0) next 1 EXN - Exchange Jump xja = A[4d]: xjf = 1),
	begin peril) pert	#27 := A[id] = pc, 1 RPN - Read program address #60 := (c.read = MP[A[id]] next 1 CRD - Central read d = (A)
	pcp(1) next 1 Activate processor 1	M.PCP[d+0] = read[0] next M.PCP[d+1] = read[1] next
	pcp(3) next I Activate processor 3 pcp(4) mext I Activate processor 4	M.PCP[d+2] = read[2] next M.PCP[d+3] = read[3] next
	pcp(5) next 1 Activate processor 5	M.PCP[d+4] = read[4]}, #61 := (M.PCP[0] = P[id] + 1 next CRM - Central read (d)
	pcp(7) next ! Activate processor 7 pcp(6) next ! Activate processor 6	`P[id]`=´m; Q[id] = d next ! words from (A) to m CRMD :=
	pcp(9) next 1 Activate processor 9 RESIART barrel 1 Do it all again	begin c.read = MP[A[id]] next
	end,	M.PCP[P[id]+0] = read[0] next M.PCP[P[id]+1] = read[1] next
	PCP.Execution{oc}	M.PCP[P[id]+2] = read[2] next M.PCP[P[id]+3] = read[3] next
	pcp(id<3:0>) :* begin	M.PCP[P[id]+4] = read[4] next P[id] = P[id] + 5;
	pir<23:12> = M.PCP[P[id]] next P[id] = P[id] + 1 next	A[id] = A[id] + 1; Q[id] = Q[id] - 1 next
	m = M.PCP[P[id]]; K[id]<5:0> = f;	IF Q[id]neq D ≈> RESTART CBMO end next
	Q[id] = d next DECODE K[id] >>	P[10] = M.PCP[0]), #02 := (write[0] = M.PCP[d+0] next 1 CWD - Central write (A) = d write[0] = M.PCP[d+1] next
	[#D0,#24,#25];= no.op(), 1 PSW - Pass	write[1] = $M_{PCP}(d+2)$ next write[2] = $M_{PCP}(d+2)$ next
	#14 := $A[td] = 0$, $I = LOM = Load constant#15 := A[td] = #77778(not d), I = LCM = Load compliment d$	write[4] = M.PCP[d+4] next NP[A[id]] = c.write1
	#30 := M.PCP[d] = A[id], I STD - Store (d)	#63 := $(\mathbf{N}, \mathbf{PCP}[0] = \mathbf{P}[\mathbf{id}] + 1$ next 1 CWM - Central write (d) P[id] = m: 1 to (A) from m
	#44 := M.PCP[M.PCP[d]] = A[id], t SII - Store ((d)) #20 := (A[id] = dm; P[id]=P[id]=1), t DC - Load dm	Q[id] = d next CWMO :=
	<pre>#50 := A[id] = M.PCP[index(id)], I LOM - Load (m + (d)) #54 := M.PCP[index(id)] = A[id], I SIM - Store (m + (d))</pre>	begin write[0] = M.PCP[P[id]+0] next
	#16 := $A[id] = A[id] + (us] d$, 1 ADN - Add d #17 := $A[id] = A[id] - (us] d$, 1 SDN - Subtract d	write[1] = M.PCP[P[id]+1] next write[2] = M.PCP[P[id]+1] next
1	#31 := ∧[id] = A[id]+(us) M.PCP[d],! ADD - Add (d) #32 := A[id] = A[id]-(us) M.PCP[d],! SDD - Subtract (d)	write[3] = M.PCP(P[id]+1] next write[4] ≈ M.PCP[P[id]+4] next

APPENDIX 1 (cont'd.)

```
P[id] = P[id] + 5;

A[id] = A[id] + 1;

O[id] = 0[id] - 1 next

If O[id] neq 0 => RESTARI CWMO

end next

P[id] = M.PCP[0]),

#64 := (DECODE cact[d] => 1 AJM -
                              UDE cact[d] => ! AJM - Jump to m if channel
begin ! d is active
1 := P[id] = P[id] + 1.
end).
           end).
#65 := (DECODE cact[d] =>
                                                          ! IJM - Jump to m if channel
d is inactive
                              begin
0 := P[id] = m,
1 := P[id] = P[id] + 1
                               end).
                                                                    f FJM - Jump to m if channel
d is full
            #66 := (DECODE cful[d] =>
                              begin
0 := P[id] = P[id] + 1,
1 := P[id] = m
           end),
#67 := (DECODE cfu1[d] =>
                                                                     t EJM - Jump to m if channel
d is empty
                              begin
0 := P[id] = m,
1 := P[id] = P[id] + 1
           0`:=
begin
IF A[id] neq 0 => M.PCP[P[id]] = 0 next
IF cact[d] =>
begin
M.PCP[P[id]] = CHAN[d] next
P[id] = P[id] + 1; A[id] = A[id] - 1 next
IF A[id] neq 0 => RESTART IAM0
end
                               end next
            P[id] = M.PCP[0]).
#72 := CHAN[d] = A[id].
                                                             1 DAN - Output from A
            begin
                               IF cact[d] and (A[id] neq 0) =>
                                     begin
CHAN[d] = M.PCP[A[id]] next
A[id] = A[id] - 1 next
RESTART DAMO
                                      end
                               end next
           end next

P[id] + M.PCP[0]),

#74 := cact[d] = 1,

#75 := cact[d] = 0,

#76 := CHAN[d] = A[id],

#71 := (CHAN[d] = m;

P[id] = P[id] + 1),

end
                                                                     ! ACN - Activate channel d
                                                                     1 DCN - Disconnect channel d
1 FAN - Function (A) on CMAN d
1 FAC - Function m on CHAN d
            end
      end
                  1 End CDC 6600 Peripheral and Control processor
end
```

APPENDIX 2 ISP OF THE CDC 6600

COC6500(process) :=	·····	macro not.described := {no.op()].
1 15P of the COC 6500		**Reservation.Control.State**	
! Floating point instructions are not do	escribed.	abusy[0:7]<>. arw [0:7]<>.	<pre>! A registers busy bits ! A registers read(0)/write(1)</pre>
! The central processor and central mem	ory are described in this	bbusy[0:7]<>. brw [0:7]<>.	<pre>! B registers busy bits ! 6 registers read(0)/write(1)</pre>
! ISP. An auxiliary ISP (PC6B00.ISP) de ! processors and control barrel execution	escribes the peripheral	xbusy[0:7]<>. xrw [0:7]<>.	! X reĝistars busy bits ! X registars read(0)/write(1)
! The ten functional units are described ! simulation.	d and allow parallel	fbusy[0:9]<>,	! Functional Unit busy bits
J Instructions are processed from an in: conflicts ere resolved by keeping a " information on all registers and all Reservation control decodes an instru- utilization. Source and destination if they are not being used as destinat unit. If the required functional unit source and destination registers are a is released to the unit for execution not available. reservation control hoù the resources become available.	struction stack. Instruction scorecard containing utilization tunctional units. tion to determine register registers are allocated tions of another functional t is free and if both the swallable, the instruction . If the resources are dis the instruction until unctional unit, tha resourcas	fe [0:0](2:0). fau[0:9](3). fb [0:0](2:0). fbu[0:0](3).	<pre>! The following tables are ! used to deallocata the ! resource assignments either ! in the event of conflict during ! allocation. or during deallocation at instruction completion. ! f?TU<> indicates usage of tha ! registers by e unit. !] = used, 0 = not used ! functional Unit A register ! A register usage ! functional Unit & register ! B register usage</pre>
The following case by case index of the		fxu[0:9]<>.	l X register usage
in locating CDC 6600 erchitectural fea	stures.	unit<3:0>,	! Temporary for arith unit number
<pre>! **Cantral.Memory.State** defin ! **Processor.State** defines c ! **Instruction.Format** define: ! **Implementation.Occlarations ! **Reservation.Control.State** ! reservation control. These d</pre>	nes the Central Memory. antral processor cerriers, s instruction fialds. ** defines ISP related variablas, defines variables used by clarations constitute the	<pre>**Reservation.Control**(us] source()<> := begin source = 0 next OECODE fm =></pre>	! Source register allocation
<pre>1 resource allocation "scorecar Describe the reservation {</pre>	p". control execution. so tha instruction stack processas. ribes the instruction read smory access processes. so initraction processing is initiated by issuing priate functional unit.	begin #01 := IF (i. eq] #1 (IF fbu[un fb[unit] IF (not b) (#02,#04:#07,#22]:= (IF fbu[unit] fb[unit] = i. IF (not bbus Suurea = 1 four source = 1	<pre>) or (i. aq] #2) => (t] and (fb[unit] eq] j.) => source = 1 naxt = j.; fbu[unit] = 1; usy[j.]) and (not brw[j.]) => urce = bbusy[j.] = 1), and (fb[unit] eql i.) => source = 1 next :; fbu[unit] = 1 i.) => busy[i.] and (not brw[i.]) => busy[i.] = 1).</pre>
1 The functional units are:		[#04:#07.#23:#27. #51.#56:#67,#61.	
<pre>! Branch Unit. ! Boolaan Unit. ! Shift Unit. ! Add Unit. ! Long Add Unit. ! Multiply Unit 0. ! Multiply Unit 1. ! Divide Unit. ! Incrament Unit 0. ! Incrament Unit 1.</pre>		#bb:#97.#71;= (1F fbu[unit] fb[unit] = j. IF (not bbus; source = i [#63:#67,#63:#67]:= (IF fbu[unit] fb[unit] = k IF (not bbus; source = i [#50,#64,#55,#50.#74.	<pre>and (fb[unit] aq) j.) => source = 1 next ; fbu[unit] = 1; /[.]) and (not brw[j.]) => bbusy[j.] = 1), and (fb[unit] eq) k.) => source = 1 next ; fbu[unit] = 1; /[k.]) and (not bbusy[k.]) => bbusy[k.] = 1).</pre>
Central.Mamory.Stata		#76]:= (lf fau[unit] fa[unit] = j	and (fa[unit] aql j.) => sourca = 1 next .; fau[unit] = 1;
MP[0:4096]<69:0>,	! Use only 4k of 80 bit memory	IF (not abus sourca = 1	j(j.]) and (not arw[j.]) => bbusy[j.] = 1),
Processor.State		[#03,#10]:= (}F fxu[unit] fx[unit] = i	end (fx[unit] eql i.) => source = 1 next .; fxu[unit] = 1;
×jp[0:15]<69:9>.	! Exchange Jump Packaga	IF (not xbus sourca = 2	<pre>/[i.]) and (not xrw[i.]) => kbusy[i.] = 1),</pre>
xja<10:U>, xjf<>,	! Exchange Jump Address ! Exchanga Jump Flag	[#11:#13.#16:#17, #30:#42,#62,#53,	
<pre>px<19:0>, PC<17:0> := px<10:2>, ilc(1:0> := px<10:2>, isc(4:0> := px<4:0>, asc(4:0> := px<4:0>, asc(4:0> := px<4:0>, asc(4:0> := px<4:0), asc(4:0> := px<4:0>, asc(4:0> := px<4:0>,</pre>	! Psaudo program countar ! Program countar ! Instruction langth coun1 ! Instruction stack countar ! A remistarr	#62,#63,#72,#73]:= (IF fxu[unit] fx[unit] = j IF (not xbusj sourca = i #11:#17,#22:#27	<pre>and (fx[uni1] aql j.) => sourca = 1 maxt ;; fxu[uni1] = 1; /[j.]) and (not xrw[j.]) => hbusy[j.] = 1),</pre>
BREGID:71<17:0>, xREG[0:71<69:0), RACM<17:0>, FLCM<17:0>, RAEC\$23:0>, FLEC\$23:0>, EM<17:0>, MA<17:0>,	1 6 ragisters 1 X registers 1 Raf Address (cantral memory) 1 Field length of program 2 Reference Address for ECS 2 Field length for ECS 2 Forgram exit mode 1 Monitor exchange	#30:#*2,#*4,#*0 #47]:= (IF fxu[unit] = k If (not xbus otharwise := source = 1 and end,	and (fx[unit] aql k.) => source = 1 next ; fxu[unit] = 1; y[k.]) and (not xrw[k.]) => busy[k.] = 1).
Instruction.format		dest()<> ;≖ begin	Destination register allocation
1<29:0>,	! Instruction ragistar	dest = 0 next DECODE fm =>	
10<14:0> := I<29:15>, 11<14:0> := I<14:0>, f. <2:0> := I<29:27>,	! Short instruction (15 bit) ! Long instruction extansion	begin [#10:#45. #47,#70:#77]:= (fx[unit] = i If not xbusy[; fxu[unit] = 1; i.] => dest = xbusy[i.] = xrw[i.] = 1),
m. (2:D) := 1(28:24), fm (6:D) := 1(29:24), 1. (2:D) := 1(23:21), j. (2:D) := 1(21:16), k. (2:D) := 1(17:16), k1(17:D) := 1(17:10),		#50:#57 := (fa[unit] = i IF not abusy[[#24:#28. #50:#67]:= (fb[unit] = i. IF not bbusy[otherwise := dast = 1	: fau[unit] = 1: i.] => dest = abusy[i.] = arw[i.] = 1), : fbu[unit] = 1; i.] => dest = bbusy[i.] = brw[i.] = 1),
is[0:7]<69:0>.	! Instruction stack	and end,	
<pre>``smiu:31j<14:0> := `is[0:7]<59:0 ishi<17:0>, isho<17:0>, isa<2:0>,</pre>	High address limit in stack ! Low address limit in stack ! Stack insert counter	mark := begin islo = ishi = PC	! Mark stack as invalid
Implementation.Declarations		end.	
stop.bit<>.	1 Stop flag	dealloc(dunit<3:0))[critica] begin	;= [Daallocate Fasources

APPENDIX 2 (cont'd.)

end.

```
fbusy[dunit] = 0;
IF fau[dunit] = > (fau[dunit] = abusy[fa[dunit]] = arw[fa[dunit]] = 0);
IF fbu[dunit] => (fbu[dunit] = bbusy[fb[dunit]] = brw[fa[dunit]] = 0);
IF fxu[dunit] => (fxu[dunit] = xbusy[fx[dunit]] = xrw[fa[dunit]] = 0)
                    end.
            reserv :=
                    begin
                    unit = 15 next
OECODE fm =>
                                                                                             ! Mark as "no unit"
     OECODE fm =>
begin
#00:#07 := unit = 0,
#10:#17 := unit = 1,
[#20:#27,#43]:= unit = 2,
#30:#35 := unit = 3,
#36:#37 := unit = 4,
                                                                                             ! Granch Unit
! Goolean Unit
                                                                                              ! Shift Unit
                                                                                              1 Add Unit
                                                                                       ! Aug unit
! Long Add Unit
! Multiply Units
                  #40:#42 := DECODE fbusy[5] =>
                                                   begin
0 := unit = 6,
1 := IF not fbusy[6] => unit = 8
                 #44:#47 := unit = 7, ! Divide Unit
#50:#77 := OECODE fbusy[8] => ! Increment Units
                                                    begin
                                                    0 := unit = 8,
1 := If not fbusy[9] => unit = 9
                                                    end
                                           end next
                    IF unit meg 15 =>
                            begin
OECODE fbusy[unit] *>
                                      begin
0 := DECODE (not dest()) or (not source()) =>
                                                 begin
0 := fbusy[unit] = 1.
                                                 1 := begin
dealloc(unit) next
                                                             RESTART reserv
                                                             end
                                                 end.
                                      1 := bagin
WAIT (not fbusy[unit]) next
                                                 RESTART reserv
                           end
                                                 end
                   and
 **Instruction.Fetch**{us}
Instruction fetch is always from the instruction stack. If

I has tack is empty (initial power on or branch out of stack),

or if there are less than three instruction words left in the

stack, fetch reloads the stack before oblaining an instruction.

Instructions may be 15 or 30 bits long and aligned on any 15 bit

boundry. Fetch botains 15 bits of an instruction then determines

if a second 15 bits ere required.
         fetch is
                  begin
IF (PC lss islo) or (PC gtr ishi) => mark() next
IF (ishi - PC) leq #2 =>
                           begin
islo = PC + ise next
sfetch :=
begin
                                    Degin
is[isa] = rni(PC + isa) next
ishi = PC + isa next
isa = isa + 1 next
                                    IF (ishi - PC) 1ss #7 => RE5TART sfetch
                                    end
                 end next
iC = ism[isc] next
px = px + 1 next
DECODE fm =>
                                                                                    ! Check for 30 bit instructions
ULUUL Tm ->
begin
[#00:#01.#04:#07,
#30:#37.#50:#52;
#60:#62.#70:#72]:= (11 = ism[isc] next
px = px + 1),
otherwise := no.op()
                 end,
 **Central.Memory.Access**{oc]
    Centeral memory is always accessed indirectly by a user program.
The Read Next Instruction (RNI) routine is used to load the
instruction stack. Touching the A registers 1 through 7 causes
the corresponding X register to be loaded (A[1:5]) from memory
or stored (A[6:7]) in memory.
          range(rel<17:0>)<> :=
                                                                                                             ! Address range fault check,
                 ge(rels(1/:U/)
begin
range = 0 next
1F rel geq (FLCM - 1) =>
begin
range = 1;
0ECODE EM(12) =>
begin

                                                                                                              ! Fault
! Address exit select

        DDE EMCLL

        begin

        0:* I = MP[0],

        1:* begin

        MP[RACM]<53:48> = MP[RACM]<53:48> or #010000;

        MP[RACM]<47:30> = rel + 1 next

        I = MP[RACM]<47:30> = rel + 1 next

        I = MP[RACM]<70> rel + 1 next

        I = MP[RACM]<70</td>

                                                                                                             ! Stop the processor
                          end
```

rni(pci<17:0>)<59:0> := PRead next instruction begin IF not range(pci) => rni = MP[RACM + pci] end eref(reg<2:0>,val<17:0>) ;= ! A register forced begin AREG[reg] = val next range(vel) next OECODE reg => memory access begin begin #0 := no.op(), #1:#5 := (If range => (XREG[reg] = MP[0] next LEAVE aref) next XREG[reg] = MP[AREG[reg] + RACM]), #6:#7 := (IF range => LEAVE aref next MP[AREG[reg] + RACM] = XREG[reg]) end. **Exchange.Jump**{us} Exchange jump is the central processor's interrupt mechanism. Exchange jump is initiated by power on or by one of the ten peripheral processors. All of the central processor's state (including all registers) is exchanged with 16 words of centrel memory. The central memory starting address is provided by the "interrupting" peripherel processor. The central memory words ere formatted such that all of the state can be extracted and loaded into the appropriate registers. This implementation uses a 16 word holding area (xjp) to format end temporarily preserve the old state until the new state is loaded. xi := . begin $\begin{array}{c} & \text{ARL}[0] = x \\ \text{MP}[x_j a + 00] = x_j p[00]; \\ \text{MP}[x_j a + 02] = x_j p[02]; \\ \text{MP}[x_j a + 02] = x_j p[02]; \\ \text{MP}[x_j a + 03] = x_j p[03]; \\ \text{MP}[x_j a + 04] = x_j p[03]; \\ \text{MP}[x_j a + 06] = x_j p[06]; \\ \text{MP}[x_j a + 10] = x_j p[10]; \\ \text{MP}[x_j a + 11] = x_j p[11]; \\ \text{MP}[x_j a + 12] = x_j p[12]; \\ \text{MP}[x_j a + 13] = x_j p[14]; \\ \text{MP}[x_j a + 15] = x_j p[15]; \\ \text{next} \\ x_j f = 0 \end{array}$ a 0 xjř end. **Instruction.Cvcle** start(main) := rt(main] := begin WAIT (xjf) next stop.bit = 0 next merk() next run := begin ! Initialization : Wait for exchange jump : Clear stop bit : Instruction Stack empty ! Main cycle IF xjf => xj() next ! Chec IF stop.bit => RESTART start next ! Check for exchange jump IF not range => begin fetch() next 1 Get an instruction reserv() Reservation control ! will not return until ! all usage conflicts are end next range = 0 next ! resolved. ! Issue the instruction exec() next RESTART run

end

end.

AXI 1.11.1

1 PX1

1 MX i

FXi -> FXi -> OXi -> OXi -> (X) (X) (X) Xk

1 1Xi -> Xj + Xk 1 IXi -> Xj - Xk

RXi

+ Xk

Xk

APPENDIX 2 (cont'd.)

The instruction is issued exec := **Shift.Execution**{us] begin DECODE unit => the appropiate execution 1 unit. shift{main] := JOE unit => begin 0 := BRANCH.UNII(I). 1 := BOOLEAN.UNIT(1). 2 := SHIFT.UNII(1). begin DECODE fm «> UDE im */ begin #20 := XREG[i.] = XREG[i.] slr jk, #21 := XREG[i.] = XREG[i.] srr jk, #22 := OECODE BREG[j.]<17> *> := ADD.UNIT(1)3 := ADD.UNIT(I), 4 := LONG.ADD.UNII(I), 5 := MULTIPLY.UNIT.O(I), 8 := MULTIPLY.UNIT.1(I), 7 := OIVIDE.UNIT(I), 8 := INCREMENT.UNIT.3(I) 9 := INCREMENT.UNIT.3(I) Degin
0 := XREG[1.] = XREG[k.] s1r BREG[j.]<5:0>,
1 := DECODE (not BREG[j.]<10:8>) eql '00000 => DDE (not v...) begin 0 := XREG[i,] = 0. 1 := XREG[i,] = XREG[k.] srd (not BREG[j,]<10:0>) end. end. ! The ramainder of the ISP describes the ten arithmetic processing ! units. These units will function in parellel much as they do ! in the real COC 6500. end, #23 := DECODE BREG[j.]<17> => begin 0 := DECODE BREG[j.]<10:8> eq1 '00000 => ! Note that floating point instructions are decoded but this ISP ! does not describe their actual execution. Degin D := XREG[i.] = 0. 1 := XREG[i.] = XREG[k.] srd BREG[j.] **Branch.Unit** end, 1 := XREG[i.] < XREG[k.] slr (not ®[j.]<5:D>) BRANCH.UNIT(i<29:0>)[process; critical] :* end. #24 := not.described. begin **Branch Declarations** fm <5:0> := i<29:24>. i. <2:0> := i<23:21>, j. <2:0> := i<20:18>, k. <2:0> := i<17:15>, end, #27 := begin XREG[:]<47:D> = XREG[k.]<47:D>; XREG[:]<59> = XREG[k.]<59>; DECODE XREG[k.]<59> => **Branch.Execution**{oc] DDE AREG[i,]<055;48; = not BREG[j,]<10> 0 := XREG[i,]<58;48; = not BREG[j,]<10> 0 := XREG[i,]<58;48; = BREG[j,]<9:0>, 1 := XREG[i,]<68:48; = BREG[j,]<10> 0 not BREG[j,]<9:0> branch[main] :* begin DECODE fm B i. => end end. end, XREG[.] = 0 next XREG[.] = 0 next XREG[.] <55> = (jk neq 0) next XREG[.] = XREG[.] srd (jk -{us} 1) end fxed hos dealloc(2) end end. **Add.Unit** ADD.UNII(i<29:0>)[process: criticel] := begin **Add.Declarations** **Add.Execution**{oc} edd(main) :« begin end OLCODE fm *> and begin ∦30 :≪ not.described, ∦31 :≈ not.described, **Boolean.Unit** BODLEAN.UNIT(i<29:0>){process: critical} := #32 := not.described, #33 := not.described, #34 := not.described, begin **Boolean.Declarations** #35 := not.described fm <5:0> := i<29:24>. end next i. <2:0> := i<23:21>, j. <2:0> := i<23:21>, k. <2:0> := i<20:18>, dealloc(3) end end. **Long.Add.Unit** **Booleen.Execution**{us} LONG.ADD.UNIT(i<29:0>){process: criticel} := boolean{main] := begin DECODE fm => begin 1 All instructions are "BXi" **Long.Add.Declarations** DDE fm => begin #10 := XREG[i,] = XREG[j,], end XREG[k,], #12 := XREG[i,] = XREG[j,] end XREG[k,], #13 := XREG[i,] = XREG[j,] or XREG[k,], #14 := XREG[i,] = NREG[j,] or XREG[k,], #15 := XREG[i,] = NREG[j,] end (not XREG[k,]), #16 := XREG[i,] = XREG[j,] or (not XREG[k,]), #17 := XREG[i,] = XREG[j,] xor (not XREG[k,]), #17 := XREG[i,] = XREG[i,] xor (not XREG[k,]), #17 := fm <6:0> := 1<29:24>, i. <2:0> := i<23:21>. j. <2:0> := i<20:18>. k. <2:0> := i<17:16>. **Long,Add,Execution**{oc} 1add(main) :* begin DECODE fm => end next dealloc(1) DECODE rm => begin #36 :> XREG[i.] = XREG[j.] + XREG[k.], #37 := XREG[i.] = XREG[j.] - XREG[k.], otherwise := no.op() end next end end. **Shift.Unit** SHIFT.UNIT(i<29:0>)(process: critical) := dealloc(4) begin end end. **Shift.Declarations** $\begin{array}{l} fm \ \langle 5:0\rangle \ := \ i \langle 29:24\rangle, \\ i. \ \langle 2:0\rangle \ := \ i \langle 23:21\rangle, \\ j. \ \langle 2:0\rangle \ := \ i \langle 20:18\rangle, \\ k. \ \langle 2:0\rangle \ := \ i \langle 17:15\rangle, \\ jk \ \langle 5:0\rangle \ := \ i \langle 20:15\rangle, \end{array}$ **Multiply.Unit.0** MULTIPLY.UNIT.0(i<29:0>){process: critical} := begin **Multiply.O.Declarations**

fm <5:0> := i<29:24>. #5 := eref(i.,AREG[j.] - BREG[k.]), #6 := aref(i.,BREG[j.] + BREG[k.]), #7 := eref(i.,BREG[j.] - BREG[k.]) **Multiply.0.Execution**[oc] end mpyO{main} := end, #60.#67 := SB1 begin DECODE fm => := begin DECODE m. => begin #40 := not.described, #41 := not.described, #42 := not.described DOE m. -> begin #0:== BREG[i.] = AREG[j.] + k1. #1:== BREG[i.] = BREG[j.] + k1. #2:= BREG[i.] = XREG[j.] <17:0> + BREG[k.], #3:= BREG[i.] = XREG[j.] <17:0> + BREG[k.], #4:= BREG[i.] = AREG[j.] + BREG[k.], #5:= BREG[i.] = AREG[j.] - BREG[k.], #7:= BREG[i.] = BREG[j.] - BREG[k.], #7:= BREG[i.] = BREG[j.] - BREG[k.] ! FXi -> Xj * Xk ! RXi -> Xj * Xk ! DXi -> Xj * Xk end next deelloc(5) end end. **Multiply.Unit.1** end MULTIPLY, UNIT, 1(1<29:0>) {process: criticel} :* end. begin #70:#77 := 5Xi := begin **Multiply.1.Declerations** DECODE m. => DDE m, *> begin #0 := XREG[i.] <= AREG[j.] + k1. #1 := XREG[i.] <= BREG[j.] + k1. #2 := XREG[i.] <= XREG[j.] <(17:D) + BREG[k.]. #3 := XREG[i.] <= XREG[j.] <(17:D) + BREG[k.]. #4 := XREG[i.] <= AREG[j.] + BREG[k.]. #5 := XREG[i.] <= BREG[j.] - BREG[k.]. #7 := XREG[i.] <= BREG[j.] - BREG[k.]. #7 := XREG[i.] <= BREG[j.] - BREG[k.]. fm <5:0> := i<29:24>. **Multiply.1.Execution**{oc} mpy1{mein} := begin DECODE fm => begin #40 := not.described, #41 := not.described. #42 := not.described ! FXi -> Xj * Xk ! RXi -> Xj * Xk ! DXi -> Xj * Xk end end end next end next dealloc(B) dealloc(B) end end end. end. **Increment.Unit.1** **Divide.Unit** INCREMENT.UNIT.1(i<29:D>){process; critical} := DIVIDE.UNIT(i<29:0>)(process: critical] := begin begin **Increment.1.Declarations** **Divide.Declarations** fm <5:0> := i<29:24>. m. <2:0> := i<28:24>. i. <2:0> := i<28:24>. j. <2:0> := i<23:21>. k. <2:0> := i<17:16>. k. <2:0> := i<17:15> k1<17:0> := i<17:0>, k1 < 17:0 > := i < 17:0 >xcnt<5:0>. ! Counter for CXi **Increment.1.Execution**{oc} **Divide.Execution**(oc) incr1(main] := begin DECDDE fm -. begin #50:#57 := SAi := begin DECDDE m. => DECDE m begin DECDDE fm => div{main} :≈ begin DECODE fm => in
 fm =>
 begin
 #44 := not.described, ! fXi -> Xi = X] /
 #45 := not.described, ! RXi -> Xi = X] /
 #45 := not.described, ! RXi -> Xi = X] /
 #45 := not.op(),
 #47 := CXi
 xent = 0;
 xREG[i,] = 0 next
 CXi. :=
 begin
 xREG[i,] = XREG[i,] +(us] XREG[k.]<0> next
 XREG[k,] = XREG[k.] str 1;
 xREG[k,] = XREG[k.] str 1;
 xCnt = xcnt + I next
 If xcnt lss(us) 60 => RESTART CXi.
 end
 end
 1 Increment $! FXi \rightarrow Xi = Xj / Xk$ $! RXi \rightarrow Xi = Xj / Xk$ DDE m, => begin ' #0 := aref(i..AREG[j.] + k1), #1 := aref(i..KREG[j.](17:0) + k1), #2 := aref(i..XREG[j.](17:0) + k1), #3 := aref(i..XREG[j.](17:0) + BREG[k.]), #4 := aref(i..AREG[j.] + BREG[k.]), #5 := aref(i..AREG[j.] + BREG[k.]), #5 := aref(i..BREG[j.] + BREG[k.]), #7 := aref(i..BREG[j.] - BREG[k.]) dealloc(7) end end. **Increment.Unit.O** INCREMENT.UNII.O(i<29:0>){process; critical} := begin **Increment.D.Declarations** $\begin{array}{l} fm < 5:0 \rangle := i < 29:24 \rangle, \\ m, < 2:0 \rangle := i < 26:24 \rangle, \\ i, < 2:0 \rangle := i < 23:21 \rangle, \\ j, < 2:0 \rangle := i < 20:18 \rangle, \\ k, < 2:0 \rangle := i < 17:15 \rangle, \\ k1 < 17:0 \rangle := i < 17:0 \rangle, \end{array}$ ODE m. => begin #0 := XREG[i.] <= AREG[j.] + k1. #1 := XREG[i.] <= BREG[j.] + k1. #2 := XREG[i.] <= XREG[j.] (17:D) + k1. #3 := XREG[i.] <= XREG[j.] (17:D) + BREG[k.]. #4 := XREG[i.] <= AREG[j.] + BREG[k.]. #5 := XREG[i.] <= AREG[j.] + BREG[k.]. #5 := XREG[i.] <= AREG[j.] = BREG[k.]. #7 := XREG[i.] <= BREG[j.] = BREG[k.] #7 := XREG[i.] <= BREG[j.] = BREG[k.]</pre> **Increment.D.Execution**(oc) .,# incr0(main) := begin DECODE fm => begin #50:#57 := SAi := begin #0 := aref(i..AREG[j.] + k1). #0 := aref(i..BREG[j.] + k1). #1 := aref(i..REG[j.](17:0) + k1). #3 := aref(i..REG[j.] + BREG[k.]). *4 := aref(i..AREG[j.] + BREG[k.]). begin DECODE fm => end end end next dealloc(9) end end, REQUIRE. ISP [PC6600.isp]. ! Peripheral Processor Description end ! End CDC 6600