Chapter 34

TMS1000/1200: Chip Architecture and Operation¹

Introduction

The TMS1000/1200 functional block diagram (Fig. 1) shows all major logic blocks and major data paths in the TMS1000/1200 architecture. The ROM, ROM addressing, and instruction decode are on the left side of the diagram. On the right side of the diagram are the adder/comparator, the RAM, the registers for addressing the RAM, and the accumulator, which is the main working register. The major logic blocks are interconnected to the adder with four-bit parallel data paths. The various portions of the architecture will be discussed in the following paragraphs.

Mp State

The ROM has 8,192 possible matrix points (1,024 eight-bit words) where MOS transistors are placed to define the bit patterns of the machine language code. The ROM is organized into 16 pages of 64 words.

There are four RAM files, each containing 16 four-bit words in the RAM's 256-bit matrix (shown in the upper right of Fig. 1).

There are two modes of RAM access (read and write) during the instruction cycle:

- I Data may be read out of the RAM for the purpose of addition, subtraction, or transfer to the other registers.
- 2 Data is stored in the RAM via the write bus.

Two sources of information are written into the RAM; these sources are selected by the write multiplexer (shown on the right side of the function diagram, Fig. 1). In one mode the multiplexer selects the accumulator information to be written into the RAM (uses the STO microinstruction). The accumulator data is transferred to memory after data is read from the RAM but before the ALU results are stored into the accumulator. In the second mode, the constant and K-input logic is written into the RAM (by the CKM microinstruction). The constants from the ROM instruction bus are transferred to the RAM directly, and an optional data path from KI, K2, K4, and K8 exists although not selected in the standard instruction set. Four RAM bits are carried on the read bus to either the P-multiplexer or the N-multiplexer and then to the adder/comparator.

¹Abstracted from TMS1000 Programmer's Reference Manual, Texas Instruments, Inc., 1975.

Pc State

- a PA<0:3>\Page.Address.Register. Contains the number of the page within the ROM being addressed.
- b PB<0:3>\Page.Buffer.Register. The PB is loaded with a new page address which is then shifted into the PA for a successful branch or call. The PB is changed by the load page (LDP) instruction.
- c = PC < 0.5 > Program. Counter. Contains the current location of the word (within the page) being addressed.
- d SR<0:5>\Subroutine. Return. Register. Contains the return word address in the call subroutine mode.
- e X<0:1>. Designates which of four RAM files are being accessed.
- f Y<0:3>. Designates which of 16 four-bit words are being accessed in the specified RAM file.
- g R<0:12>. Output register to control external devices.
- h O<0:4>. Output register for display.
- i K<0:3>. Input register.
- j A<0:3>\Accumulator.
- k Status.Logic<>. One-bit flag containing the status of previously executed instructions.

On powerup, the program counter is reset to location zero, and the PA is set to 15. Then the program counter counts to the next ROM address in a pseudorandom sequence. The sequence of addresses in the program counter can be altered by a branch instruction or a call instruction. A new branch address (W) can be stored into the program counter upon the completion of a successful branch or call instruction. If the branch instruction is not successful, then the program counter goes to the next ROM location within the current page.

In a successful call or branch execution the page address register (PA) receives its next page address from the buffer register (PB). The contents of the PB are changed by the load page instruction (LDP), which can be executed prior to the branch or call. Execution always continues on the same page unless PB is explicitly changed.

When the branch is executed successfully and when the processor is not in the call mode (CL = 0), the page buffer register is loaded into the page address register. If the contents of the page buffer register have been modified prior to the branch instruction, then this instruction is called a *long branch instruction*, since it may branch anywhere in the ROM (a long branch, BL, directive in the source program generates two instructions—LDP, load page buffer, and BR, branch). In the call mode (CL = 1), only "short" branches are possible, those staying within a given page.

Note that the normal state of the status logic is ONE. Several instructions can alter this state to a ZERO; however, the ZERO




Fig. 1. TMS1000/1200 block diagram.

state lasts for only one subsequent instruction cycle (which could be during a branch or call); then the status logic will normally revert back to its ONE state (unless the following instruction resets it to ZERO).

Like branch instructions, call instructions are conditional. One level of subroutine is permitted, and a call within a call does not execute properly. In the case of a successful call when status logic equals ONE:

- 1 The call latch (CL) is set to ONE.
- 2 The contents of the page buffer register (PB) and the page address (PA) register are exchanged simultaneously.
- 3 The return address is stored in SR and PB. The SR address is one address ahead of the program counter when the call instruction is executed. The return address is saved for a future return instruction.
- 4 The branch address field of the instruction word writes into the program counter.

When a return instruction occurs:

- 1 The subroutine return register (containing the call instruction address plus one) is always transferred to the program counter.
- 2 The contents of the page buffer register (containing the page at call) is always transferred to the page address register.
- 3 The call mode is reset (CL = 0).

If a call instruction is executed within a previous call (no return has occurred and the call latch is still a ONE and status is a ONE), there is no transfer of the page buffer register to the page address register; instead contents of the page address register transfer to the page buffer register, although the branch address (W) loads into the program counter.

Thus a call within a call to another page will cause the return page to change, losing the correct return page address.

An X and Y address selects one four-bit RAM character, M(X,Y), this address being the storage location in the RAM matrix. The X-register can be set to a constant equal to 0 through 3 (LDX instruction), or X can be complemented (COMX instruction) to flip the address of X to the \overline{X} file (e.g., 00 to 11, or 01 to 10).

The Y-register has three purposes.

- 1 The Y-register addresses the RAM in conjunction with the X-register for RAM character select.
- 2 The Y-register is a working register. The Y-register may be set to any constant between 0 and 15 (by the TCY

instruction), loaded from memory (TMY instruction), loaded from the accumulator (TAY instruction), decremented (DYN), and incremented (IYC). Note that in the functional block diagram (Fig. 1), the Y-register has no inverted adder input. Thus, the Y-register cannot be subtracted from the accumulator or memory.

3 The Y-register addresses the R-output register for setting and resetting individual latches. Whenever a particular -R-output needs to be set, the constant bus inputs the R's address (0 through 12) to Y (TCY instruction), and then a set R-output (SETR) instruction is executed.

The TMS1000 has two outputs:

- R-outputs used for control
- O-outputs used to transmit data

The purpose of the R-outputs is to control the following:

- External devices
- Display scans
- Input encoding
- Dedicated status logic outputs (such as overflow)

Each R-output has a latch that stores a ONE or ZERO, and each latch may be set (ONE) or reset (ZERO) individually by the set R (SETR) or reset R (RSTR) instruction. The Y-register points to which R-output is set by these instructions.

The R-output can be strobed by the ROM program to scan a key matrix (K-input). Figure 2 represents the maximum key matrix possible without external logic. A simple short from an R line to a K-input can be detected by the ROM program and interpreted as any function or data entry. Expanding the matrix is possible by external logic such as using a 4-line to 16-line decoder.

The status latch and the accumulator data are loaded into the O-output register (bottom right of Fig. 1) by a fixed instruction from the ROM (TDO) when the programmer decides to change output data. A separate instruction clears the O-output register. This instruction (CLO) causes all five output register bits to be reset to ZERO. The five bits from the O register are converted to a parallel eight-bit code by the O PLA.

The accumulator is a four-bit register that interacts with the adder, the RAM, and the output registers. The accumulator is the main working register for addition and subtraction. It is the only register which is inverted before its contents are sent to the adder for subtraction. Subtraction is accomplished by two's complement arithmetic. It is a storage register for inputs from the constant and K-input logic as well as the Y-register.

Variable data from the K-inputs is also stored via the accumula-

..@




Fig. 2. Keyboard matrix connections.

tor into the RAM array. Therefore, any variable data input from the K-inputs or from the adder output must pass through the accumulator to the RAM array for storage. Likewise, any data to the O-outputs must come through the accumulator. Four accumulator register bits may be latched by the O-output register (where the status latch information is also latched) for decode by the O-output decoder.

There are 18 instructions that affect status logic, either setting it (to ONE) or resetting it (to ZERO). In turn, the status logic will permit the successful execution of a branch or call instruction (if status logic = ONE) or prevent successful execution of these instructions (if reset to ZERO). Status logic will remain at a ZERO level only for the following instruction cycle and then automatically be set to the normal ONE state (unless reset to ZERO by the next instruction).

There are two microinstructions (NE and C8) that are used by instructions affecting status. If the microinstruction C8 is used and a carry occurs in the addition of two four-bit words, the carry goes from the MSB sum to status, setting status logic to a ONE. If no carry occurs, status logic is ZERO. In a logic compare instruction (using microinstruction NE), status logic is set to ONE if the four-bit words at the N and P adder/comparator inputs are not equal; conversely, status logic is ZERO if the inputs are equal.

The status latch buffers the status-logic bit to the O-output register for decode by the O-output PLA. Status-logic output is selectively loaded into the status latch by special microinstruction STSL (used in a logical-compare test instruction that causes the status logic to output a ONE or ZERO). For example, if the test instruction YNEA (in the standard instruction set) causes status to be a ONE (if Y-register is not equal to A), then the ONE writes into the status latch. If a ZERO is output by that instruction from status logic, then the ZERO writes into the status latch.

The status latch transfers to the O-register with the accumulator bits when TDO, transfer data out, is executed.

Instruction Set

Table I summarizes the standard instruction set, composed of the 12 "fixed" instructions and the 3I standard microprogrammed instructions. These standard instructions are available as a default to the user if he does not choose to redefine them by specifying a different PLA pattern.


Instruction Formats

The machine instructions have been divided into four instruction formats. A format subdivides the eight bits of each instruction into fields. These fields contain the operation code and operands. Instruction Format I:




This format has a two-bit operation-code field, and the operand is a six-bit ROM-word address field. This format is used for program control by branch and call instructions. The operand, the branch address, has a value of 0 to 63.

Instruction Format II:



This format has a four-bit operation-code field; the operand is a four-bit constant field. This format is used for instructions that contain an immediate value that loads RAM memory or a register with a constant.

Instruction Format III:



This format has a six-bit operation code, and the operand is a two-bit RAM bit address field. This format is used for addressing a bit in a RAM word. Also, B describes the two-bit X-address operand for the LDX command.

Instruction Format IV:



'The constant values are reversed in this field. The assembler converts values into proper machine code format.

Table 1	TMS1000/	1200 Sta	indard In	struction S	et
---------	----------	----------	-----------	-------------	----

			† effect		Instructio
Function	Mnemonic	C8	NE	Description	format
Register to	TAY			Transfer accumulator to Y-register.	IV
register	TYA			Transfer Y-register to accumulator.	IV
	CLA	•••	•••	Clear accumulator.	IV
Transfer	TAM			Transfer accumulator to memory.	IV
register to	TAMIY			Transfer accumulator to memory and increment Y-register.	IV
memory	TAMZA			Transfer accumulator to memory and zero accumulator.	IV
Memory to	TMY			Transfer memory to Y-register.	IV
register	TMA			Transfer memory to accumulator.	IV
	XMA			Exchange memory and accumulator.	IV
Arithmetic	AMAAC	Y		Add memory to accumulator, results to accumulator. If carry, one to status.	IV
	SAMAN	Y		Subtract accumulator from memory, results to accumulator.	IV
				If no borrow, one to status.	IV
	IMAC‡	Y		Increment memory and load into accumulator. If carry, one to status.	IV
	DMAN‡	Y		Decrement memory and load into accumulator. If no borrow, one to status.	IV
	IA			Increment accumulator, no status effect.	IV
	IYC	Y		Increment Y-register. If carry, one to status.	IV
	DAN	Y		Decrement accumulator. If no borrow, one to status.	IV
	DYN	Y		Decrement Y-register. If no borrow, one to status.	, IV
	A8AAC	Y		Add 8 to accumulator, results to accumulator. If carry, one to status.	IV
	A10AAC	Y		Add 10 to accumulator, results to accumulator. If carry, one to status.	IV
	A6AAC	Y		Add 6 to accumulator, results to accumulator. If carry, one to status.	IV
	CPAIZ	Y		Complement accumulator and increment. If then zero, one to status.	IV
Arithmetic	ALEM	Y		If accumulator less than or equal to memory, one to status.	IV
compare	ALEC	Y		If accumulator less than or equal to a constant, one to status.	II
Logical	MNEZ		Y	If memory not equal to zero, one to status.	IV
compare	YNEA		Y	If Y-register not equal to accumulator, one to status and status latch.	IV
	YNEC		Y	If Y-register not equal to a constant, one to status.	11
Bits in	SBIT			Set memory bit.	10
memory	RBIT			Reset memory bit.	111
	TBIT1		Y	Test memory bit. If equal to one, one to status.	111
Constants	TCY			Transfer constant to Y-register.	
	TCMIY			Transfer constant to memory and increment Y.	ii ii
Input	KNEZ		Y	If K-inputs not equal to zero, one to status.	IV
input	TKA			Transfer K-inputs to accumulator.	IV
Output	SETR			Set R-output addressed by Y.	IV
- alput	RSTR	•••		Reset R-output addressed by Y.	iv
	TDO			Transfer data from accumulator and status latch to O-outputs.	IV
	CLO			Clear O-output register.	IV
RAM X	LDX			Load X with a constant.	111
addressing	COMX			Complement X.	IV
ROM	BR		· · · ·	Branch on status = one.	1
addressing	CALL	•••	•••	Call subroutine on status = one.	
addressing	RETN			Return from subroutine.	iv
				noturn noni subroutine.	1.4

*C8 (microinstruction C8 is used) — Y (Yes) means that if there is a carry out of the MSB, status output goes to the ONE state. If no carry is generated, status output goes to the ZERO state.

NE (microinstruction NE is used) — Y (Yes) means that if the bits compared are not equal, status output goes to the ONE state. If the bits are equal, status output goes to the ZERO state.

A ZERO in status remains through the next instruction cycle only. If the next instruction is a branch or call and status is a ZERO, then the branch or call is not executed.

‡Execution of the DMAN or IMAC instruction does not change (increment or decrement) the content of the addressed memory cell.

This format defines an eight-bit operation code field only. Instructions of this format have no constant operands. The instruction always performs the same action, for example, transferring the accumulator to the Y-register.

Eighteen instructions conditionally affect the machine status logic. The mnemonics for these instructions contain a one- or two-character descriptor to indicate how status logic is affected. Each descriptor (shown in Table 2) indicates the condition where status will remain set (logic ONE). The conditional instructions, branch and call, are successful only if status is set. The mnemonic descriptor therefore indicates the conditions under which an immediately following branch or call will be performed. If the instruction results do not meet the descriptor's condition, then status is reset (logic ZERO) and any immediately following branch or call will not be performed. [Status logic in the reset (ZERO) state affects only branches or calls in the next instruction cycle before returning to the normal (logic ONE) state.]

The way in which the instruction depends upon status or sets status is defined as follows:

- Set: The instruction unconditionally forces status to ONE and is not conditional upon status.
- Carry into Status: The value of the carry from the adder is transferred to status. In the subtraction instructions, carry = borrow.
- Comparison Result into Status: The logical comparison value from the ALU is transferred to status (equal: ZERO to status; unequal: ONE to status).
- Conditional on Status: The instruction's execution results are conditional upon the state of the status. After the instruction is executed, status is unconditionally equal to ONE.

Implementation

The instruction timing is fixed and each instruction requires six clock cycles to execute. Each of the 43 basic instructions is defined to enable one or more microinstructions that activate control lines during one instruction cycle. These microinstructions explain the

Table 2 Descriptor Action

Descriptor		Cause/result that transfers ONE to status
Last	C	Carry out during addition or increment instructions
character	N	No borrow during subtraction or decre- ment instructions
in	Z	Zero result from 2's complement
mnemonic	1	Tested memory bit is a logic ONE
Middle of mnemonic	{ -LE- -NE-	Is less than or equal to Is not equal to

firmware bridge between software instructions and the individual logic block capabilities. A hardwired logic decoder that cannot be modified decodes 12 "fixed" basic instruction codes into 12 fixed microinstructions for output instructions, branching, subroutines, RAM X-addressing, reset and set bit instructions. The remaining 31 basic instructions activate a combination of 16 programmable microinstructions that are encoded by the instruction PLA. The concept of fixed and programmable microinstructions is used as a tool for understanding the software on the machine level and is used to increase the power of the instruction set to fit more applications (microprogramming the instruction set).

The purpose of the CKI logic (Fig. 1) is to select either the K-inputs or the four-bit constants from ROM (the C field of the instruction word) or a bit mask to go out to the CKI data bus. The constant and K-input logic is used whenever microinstructions CKP, CKN, or CKM are selected by an instruction. The data going out on the CKI bus changes for predetermined instruction values, however, and this section details what the data is and the versatility of CKI microinstructions. Since the constant and K-input logic is not changeable, it is important to understand the four separate functions CKI controls before learning how CKI microinstructions are performed. Table 3 shows the binary-decoded groupings of the instruction word and the particular output enabled by the CKI logic.

- 1 First, for eight hexidecimal instruction values (08 to $0F_{16}$ as listed in Table 3), the K-inputs are active. That is, the constants from the ROM are shut off, and the four-bit external-input bus (center left of Fig. 1) is made available to either the adder/comparator or the RAM. The instruction decoder determines how the available data is used.
- 2 The second main function is to channel constant data from the instruction bus (from ROM) to the CKI bus output (instruction values 00 to 07 and 40_{16} to $7F_{16}$ as listed in Table 3). The CKI bus is available to the P adder input, the N adder input, or the write multiplexer for the RAM as shown in Fig. 1. The constant data from the ROM can be selected by 72 possible machine instruction values, although the standard instructions use only 68 of these.
- 3 The constant logic is disabled (output at ZERO for values 20_{16} to $2F_{16}$).
- 4 A bit mask is active. For example, the bit mask as used in the test bit instruction (TBIT1) determines if a bit from the RAM is a ONE by comparing it with ZERO. The bit mask has only one ZERO in the four-bit CKI output, as determined by the B field of the instruction word (see TBIT1 in Table 3). The B field is two bits and points to the selected opening (ZERO) in the mask. Thus, if the least significant bit is to be tested, then the bit mask outputs the binary word 1110 to the CKI bus ontput. Then the CKI bus output goes into both sides of the adder/comparator, and the word at M(X,Y) is input simultaneously (logically ORed) with the

Table 3 Constant and K-Input Logic Truth Table

I	(0)	(1)		Op coo pinary (3)		(5)	(6)	(7)		code ex)	Mnemonic (standard instructions)	C KI out	C KI logic and other constant operations	Comment
	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	0 0 0 0 0 0 0	0 1 2 3 4 5 6 7	COMX A8AAC YNEA TAM TAMZA A10AAC A6AAC DAN	Y Y Y Y	l(7-4) → CKI bus	I ₍₇₎ = MSB I ₍₄₎ = LSB
	0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0	1 1 1 1 1 1 1	0 0 0 1 1 1 1	0 1 1 0 0 1	0 1 0 1 0 1 0 1	0 0 0 0 0 0 0	8 9 A B C D E F	TKA KNEZ TDO CLO RSTR SETR IA RETN	Y Y	K _{1, 2, 4, 8} → CKI bus	K ₈ = MSB
	0	0	0	1	С				1		LDP		l(7-4) → PB	No effect on CKI; only affect PB
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 1 1 1 1 1 1 1 1 1	0 0 0 1 1 1 1 1 0 0 0 0 1 1 1 1 1	0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1	0 1 0 1 0 1 0 1 0 1 0 1 0 1	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	0 1 2 3 4 5 6 7 8 9 A B C D E F	TAMIY TMA TMY TYA TAY AMAAC MNEZ SAMAN IMAC ALEM DMAN IYC DYN CPAIZ XMA CLA		0 → CKI BUS	
	0 0 0	0 0 0	1 1 1	1 1 1	0 0 1	0 1 0	E		3 3 3	· · · · · · ·	SBIT RBIT TBIT 1	Y	Bit mask → CKI bus	B = 0 CKI = 1110 1 1101 2 1011 3 0111
	0	0	1	1	1	1	E	3	3		LDX		I(7–6) → X	No effect on CKI.
	0 0 0	1 1 1 1	0 0 1 1	0 1 0 1	0000				4 5 6 7	•••• •••• ••••	TCY YNEC TCMIY ALEC	y Y Y Y	l(7-4) → CKI bus	I(7) = MSB I(4) = LSB $C \rightarrow CKI bus;$ C = 0 to 15
	1	0 1		v v							BR CALL			Not used

Note: I = Instruction (op code), C = Constant, W = Branch Address, Y = Yes (CKP, CKN, or CKM microinstruction is used). PB = Page Buffer Register (ROM)


CKI bus into the P side of the adder/comparator. The compare feature of the adder/comparator is activated, and then the state of the tested bit transfers directly to status logic. The bit mask also selects RAM bits to be set or reset. For the set bit (SBIT) and reset bit (RBIT) instructions, the ZERO in the bit mask field (Table 3) also acts as a pointer to one of the four bits (identified by X- and Y-register contents) in a RAM character.

There are two PLA's in the TMS1000 series:

- The O-output PLA
- The instruction decoder PLA

In a PLA, a matrix of gates first decodes a number of binary logic inputs into a set of output lines (also called "terms"). Each term can select a combination of output lines from a second matrix of gates (see Fig. 3). Both matrices are implemented by programmable-input NAND gates (Fig. 4). Since we are concerned only with the input-to-output code conversion, positive-logic AND and OR functions are used herein.

Figure 4 shows two AND matrix terms, F_0 and F_1 , which are encoding two output OR matrix terms, Q_0 and Q_1 . The simplified method of presenting the same circuit is shown in Fig. 5. Each






Fig. 4. Standard logic PLA circuit schematic.

circle in the diagram represents a MOSFET which selects a gate input to a matrix term.

User programming of these PLA's requires inputs to the TSM1000 simulator for O-output PLA programming and to the assembler and simulator for instruction PLA programming.

The O-output PLA determines the parallel output definition for each TMS1000 series program. Thus, a user understanding the capabilities can define an efficient output organization before designing an algorithm. The organization of the outputs is a necessary starting point for new system designs.

The O-output register sends five bits to the O-output PLA (bottom of Fig. I). Figure 6 shows the five corresponding




Fig. 3. PLA block diagram.

Fig. 5. Array logic equivalent schematic.




Fig. 6. Typical coding example of O-output PLA.

O-register bits (from accumulator and status latch) going into the AND matrix in true and complemented form. The AND matrix has 20 terms available for decoding a prescribed pattern of inputs to the OR matrix. The pattern is stored in the matrix by placing MOS transistors (gates) to select inputs and not placing a gate where an input is not desired.

Each AND matrix term may decode a subset of the following Boolean equation:

$$F_{N} = (A1 \cdot \overline{A1}) \cdot (A2 \cdot \overline{A2}) \cdot (A4 \cdot \overline{A4}) \cdot (A8 \cdot \overline{A8}) \cdot (SL \cdot \overline{SL})$$

Either the true or the complement (not both) or neither (don't care) of the two inputs enclosed in parentheses can be selected. The AND matrix may decode up to 20 of these Boolean equations.

Each OR matrix line determines the O-output pattern for each AND term used. If an AND term is true, the output selection (represented by a circle) is a subset of the following expression:

O output =
$$O_0 + O_1 + O_2 + O_3 + O_4 + O_5 + O_6 + O_7$$

If any two or more AND term equations are satisfied, then their ORed output functions are logically ORed together.

The example coding shown in Fig. 6 shows an output classified into seven-segment information and binary information. If the status latch bit is ZERO, then the PLA sends binary information out. If the status latch bit is ONE, then the PLA encodes seven-segment display information. Note that there are 20 input terms to the OR matrix; four terms encode the binary value of the accumulator bits, 16 terms encode the characters 0 to F.

The TDO instruction latches the status latch and the accumula-

Execution sequence	Mnemonic	Logic affected	Function
1	CKP	P-MUX	CKI to P-adder input.
	YTP	P-MUX	Y-Reg to P-adder input.
	MTP	P-MUX	Memory (X, Y) to P-adder input.
1	ATN	N-MUX	Accumulator to N-adder input.
	NATN	N-MUX	Accumulator to N-adder input.
	MTN	N-MUX	Memory (X, Y) to N-adder input.
	15TN	N-MUX	F ₁₆ to N-adder input.
	CKN	N-MUX	CKI to N-adder input.
1	CIN	Adder	One is added to sum of P plus N input $(P+N+1)$.
	NE	Adder/status	Adder compares P and N inputs. If the are identical, status is set to zero.
	C8	Adder/status	Carry is sent to status (MSB only).
2	STO	Write MUX	Accumulator data to memory.
	СКМ	Write MUX	CKI to memory.
3	AUTA	AU select	Adder result stored into accumulator
	AUTY	AU select	Adder result stored into Y-Reg.
	STSL	Status latch	Status is stored into status latch.

Table 4	TMS1000	Series	Programmabl	e M	licroInstructions
---------	---------	--------	-------------	-----	-------------------

tor bits in the O register. In the case of term zero (F_0) , a ONE from the status latch and ZERO from the accumulator encode the seven-segment character for zero.

Two logic blocks decode the eight-bit instructions into the various microinstructions:

- Fixed instruction decoder
- Programmable instruction PLA

The fixed instruction decoder cannot be modified and enables 12 fixed controls affecting ROM addressing, RAM X-register, output control, set bit and reset bit instructions. Every program must use these instructions with their corresponding fixed microinstructions.

The remaining 31 basic instructions in the standard set (43 basic instructions—we fixed basic instructions equal to 31 programmable instructions) have their operations determined by combining one or more microinstructions as determined by the instruction PLA.

The programmable instructions are defined to the assembler and simulator programs by default definition when the standard instructions are used. When one or more instructions are redefined, the user specifies the entire set of instruction mnemonics to the assembler, and the new PLA implementation is defined to the simulator.

Table 4 defines the operation of the programmable microinstructions, and the logic block controlled by each. In one instruction cycle the sequence of microinstruction execution is as follows:

- I Read RAM, select the inputs to the adder/comparator. Microinstructions: CIN, MTP, MTN, CKP, CKN, YTP, ATN, 15TN, NATAN, C8, NE
- 2 Write accumulator contents or CKI bus information into the RAM. Microinstructions: CKM, STO
- 3 Add or compare, then store results into the Y-register, accumulator, status logic, or status latch. Microinstructions: AUTY, AUTA, STSL

Thus the MTP (RAM memory contents to P-adder input) microinstruction is executed before STO (store accumulator data into RAM). The adder can perform one operation per instruction cycle. If two input buses are selected for the same side of the adder, the inputs are logically ORed together.

The programmable microinstructions are an aid to learning how instructions work. For example, the IA instruction (increment accumulator) enables three microinstructions, ATN, CIN, and AUTA:

I ATN transfers the accumulator data to the N-adder input (P = 0).

- 2 CIN causes 1 to be added to the P- and N-adder inputs.
- 3 AUTA causes the result of the addition to be stored in the accumulator.

Knowing the hardware and how Texas Instruments combined the microinstructions explains all 31 programmable instructions. For example, the YNEC instruction activates three microinstructions.

- I CKN causes the constant from ROM (immediate operand) to go into the N-input.
- 2 YTP enables Y to the P-input.
- 3 NE sends the comparison to status.

Therefore, if Y is logically compared to a constant operand and is *not equal* to the CKI data, status equals ONE.

Figure 7 illustrates the PLA implementation designed by Texas




Fig. 7. TMS1000/1200 standard instruction decode PLA.

Instruments for the standard instruction set. The 31 instructions are translated by 30 PLA terms into a combination of the 16 microinstructions possible (the A8AAC and the A10AAC are combined on a single PLA line).

The instruction PLA can be reprogrammed in cases where timing or other requirements dictate an instruction redefinition. Microprogramming this PLA should be considered only when the standard definition is insufficient to accomplish the program objectives.

Addition Instruction

The following example illustrates the addition arithmetic instructions. This example shows adding a word to a BCD draft in memory. BCD correction is performed to keep the digit in the range 0 to 9. Upon exit from this routine the accumulator contains a ONE if a carry has resulted or a ZERO if no carry has resulted.

Label	Op code	O pe r and	Comment			
	AMMAC		ADD CURRENT DIGIT			
	BR	FIXUP	BRANCH IF CARRY (SUM $>$ 15)			
	TAM		TRANSFER A TO MEMORY			
	A6AAC		ADD 6, TEST FOR DIGIT			
CONTU	BR CLA	CORRECT	BRANCH IF CARRY CLEAR ACCUMULATOR EXIT			
CONTO			EXII			
	•					
FIXUP	A6AAC		ADD 6 TO CORRECT TO BCD			
CORRECT	TAMZA		TRANSFER A TO MEMORY, CLEAR A			
	IA		INCREMENT ACCUMULATOR			
	BR	CONTU	EXIT			
	•					
	•		· · · · · · · · · · · · · · · · · · ·			

Input

The following example illustrates the input instructions. This example handles input from a keyboard. The keys must be sampled one row at a time. The particular row selected is determined by which R-output line is set on. This example shows sampling on row five only, and determines which of four keys on row five are depressed. If all four K-inputs are zero, no key is currently depressed. For simplicity no key-debounce logic has been included.

Label	Op code	Operand	Comment
*	TCY SETR KNEZ BR	5 INPUT	SET ROW 5 ENABLE ROW 5 TEST K INPUTS FOR NON-ZERO YES, GO TO INPUT
*NO DA	TA PRESEN		LINES
*	RSTR BR	CONTU	DISABLE ROW 5 EXIT
	TORE THE	DATA FROM	THE K LINES.
INPUT	TKA RSTR		INPUT K LINES TO A DISABLE ROW 5
	IND WHICH	KEY ON ROV	V 5.
•	ALEC BR ALEC BR ALEC BR BR	1 ONK1 2 ONK2 4 ONK4 ONK8	KEY 1? YES KEY 2? YES KEY 4? YES MUST BE ON K8.

TMS1000 Display Scan

0 1

0

T 7 7

The TMS1000 is a *digit-scan* calculator chip. The displayed information is turned on one digit at a time. The segment lines for each digit are connected in parallel. The correct segment lines for a particular digit are turned on by the TMS1000 O lines and then the correct digit line (R line) is turned on to enable the illumination of that single digit. This process is continued for each digit to complete one display scan cycle, and then the entire cycle is repeated. The display is scanned as rapidly as possible to avoid flicker problems or display "breakup" when the calculator is moved. This rate is typically in the range of 150 to 300 Hz for the TMS1000.

Output

The following example illustrates the various output instructions. Four data words from memory, M(0,3), go to the \mathring{O} -output register. The R-outputs are used to signal which word is presented. The O-register is cleared after each word has been presented. The example assumes that a previous YNEA instruction set the status latch to ZERO.

Label	Op code	Operand	Comment	Label	Op code	Operand	Comment
	тсү	3	SET INDEX AND COUNTER	LOOP	LDX TCY MNEZ	0 3	SET RAM ADDRESS to M(0,3) M(0,3) ≠ 0;
LOOP	SETR TMA TDO		SET R(Y) OUTPUT STROBE LOAD DIGIT INTO A LOAD OUTPUT FROM A AND SL	*	BR	DONE	BRANCH IF NOT EQUAL, DONE
	RSTR CLO		RESET R(Y) OUTPUT STROBE CLEAR O OUTPUT REGISTER	*SET UP *	TO CALL SHI	FT LEFT ROU	JTINE
	DYN BR	LOOP	DECREMENT Y REGISTER LOOP UNIT Y BORROWS		LDP CALL BR	5 SLRTN LOOP	SLRTN IS IN PAGE 5 CALL SLRTN RETURN HERE, BRANCH TO LOOP
				*			
Program	n Control			DONE	LDP BR	4 MORE	GO TO PAGE 4 PERFORM LONG BRANCH
The following example illustrates the usage of the program control instructions BR, CALL, RETN and LDP.				*COMMOI *	N SUBROUTI	NE, SLRTN, S	SHIFT LEFT.
		,	g a control loop that calls a	SLRTN	TCY	0	CLEAR Y INDEX

This example illustrates using a control loop that calls a subroutine to perform a specific function. The control loop continues to call the subroutine until certain conditions are met; then control is passed to another portion of the main program in a different ROM page. This particular example calls a "shift left" routine to shift a five-word string left one word address at a time. The shift routine is called until a non-zero word is found in position M(0,3). Because the subroutine is in another page, a long call is performed by setting a new page address in the page buffer (PB) before the call.

*			
DONE	LDP BR	4 MORE	GO TO PAGE 4 PERFORM LONG BRANCH
*COMMON *	SUBROUTIN	E, SLRTN, SI	HIFT LEFT.
SLRTN	TCY CLA	0	CLEAR Y INDEX CLEAR A
SWITCH	XMA		EXCHANGE MEMORY & ACCUMULATOR
	IYC		INCREMENT Y INDEX
	YNEC	4	Y = 4? (END OF STRING)
	BR	SWITCH	CONTINUE IF NOT EQUAL
	RETN		RETURN TO CALL

APPENDIX 1 ISP of the TMS1000

IMS1200 :=		Additionally, BCD output can be selected under p	program control.
begin	abie microsomutor	init.out.pla := begin	
! Texas Instruments IMS 1000 Series MOS/LSI one ! References: IMS 1000 Software User's Guide ! MS 1000 Programmer's Reference M I The Engineering Staff of Texas In ! Semiconductor Group. ! Texas Instruments Incorporated ! 0.00x 1443. ! Houston, Texas 77001	fanua I	$ \begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 $	110000; 101101; 111001; 110011; 110011; 111011; 111011; 111011;
! Note that the "INII" line must be set to "I" ! simulation of the ISP. This "feature" is a r ! II "INII" implementation.		OUI.PLA[9] = '00001001; OUI.PLA[25] = '011 OUI.PLA[10] = '00001001; OUI.PLA[25] = '011 OUI.PLA[11] = '00001011; OUI.PLA[27] = '000 OUI.PLA[12] = '0000100; OUI.PLA[27] = '000	111011; 110111; 011111;
1 The Output PLA and the Instruction PLA may be 2 simulation. The internal initializations sho by files read into the simulator after comple 1 "init.out.pla". I.f. set AB0EAK init.out.pla 1 the simulation. At the break: 0EAU yourdefin	ould be overlayed etion of s before starting	OUI.PLA[13] = '00001101; OUI.PLA[29] = '00' OUI.PLA[14] = '00001110; OUI.PLA[30] = '01(OUI.PLA[15] = '00001111; UUI.PLA[31] = '01(end. ! ! Ihe Instruction PLA defined below encodos the st ! Ihe instruction set. The encodi	111101; 001111; 000111 candard II 1200 ing was derived
MP.State		from figura 2-17.2 on page 2-27 of the Programme Manual.	er's Geferen ce
ROM[0:1023]<0:7>, RAM[0:63]<0:3>, ram.bit[0:255]<> := RAM[0:63]<0:3>	! OOM for instruction storage. ! OAM ! OAM bit map	init.instr.pla := benin	I ASAAC
PC.State		INŠTO, PLA["01] = '0001101111011100; INSTA.PLA["02] = '00101011111001001; INSTA.PLA["03] = '10111111100000;	1 YNEA
PAC0:33, PBC0:33, PCC0:55, CL<>, R[D:10]<>, XC0:15, YC0:30, SC, SL<>, SL<>, AC0:30, SC, AC0:30, CL<>, CL<>, AC0:40, AC0:40, AC0	 Page address register Page buffer register Subroutine return address Call letch K output register Pointer/storage register Logic status Conditional branch status Actumulator Output buffer 	INSTR.PLA["03] = `101111111001000; INSTR.PLA["04] = `101111111001100; INSTR.PLA["05] = '000110111011100; INSTR.PLA["05] = '000110111011100; INSTR.PLA["07] = '000110111101100; INSTR.PLA["09] = '000111111100100; INSTR.PLA["09] = '000111111100000; INSTR.PLA["20] = '00111111100000; INSTR.PLA["21] = '001101111000010; INSTR.PLA["21] = '001101111000100; INSTR.PLA["21] = '00110111100100; INSTR.PLA["22] = '001101111001100; INSTR.PLA["22] = '00110111100100; INSTR.PLA["22] = '00110111100100; INSTR.PLA["22] = '00110111100100; INSTR.PLA["22] = '00110111100100; INSTR.PLA["22] = '00110111100100; INSTR.PLA["22] = '00110111100100; INSTR.PLA["22] = '001101111000;	I ΤΑΜ I ΤΑΜΖΑ I ΑΤΟΑΑC I ΑδΕΑΑC I ΟΑΝ I ΤΚΑ I ΚΑΕΖ I Α I ΤΑΜΙΥ I ΤΑΜΙΥ I ΤΑΥ I ΤΑΥ Ι ΤΤ
CK1.BUS<0:3> **External.State**		1NSIN, PLA["20] = 001101111101000;	I AMAAC I MNEZ I SAMAN I IMAC
1N1T<>, X<0:3>	! 1nit 1ine ! External inputs	INSTR.PLA["2B] = 'DOIIOIIIIII010100; INSTR.PLA["2B] = 'OOIIOII01110000; INSTR.PLA["2A] = 'OOII0111010000; INSTR.PLA["2A] = 'OOII0111010100; INSTR.PLA["2B] = 'OOI0111111010010;	1 ALEM 1 OMAN
** Implementation.Oeclarations**	, entormal imports	INSIG.PLA[2B] = '001011111010010; INSIR.PLA[2C] = '0010111110101101;	1 IYC 1 DYN
N.MUX<0:3>, P.MUX<0:3>, AODER<0:4>, temp<0:3>, s.trace<>, rom.address<0:9>, OUI.PLA[0:3]<0:7>.	! Multiplexer to adder ! Multiplexer to adder ! The adder/ALU ! Jemporary register ! Status trace ! Instruction ROM address reg. ! Simulation of output pla	<pre>HSTR.PLA["20] = '0011110111010100; HNSTR.PLA["21] = '001111111001100; HSTR.PLA["21] = '0011111111001100; HSTR.PLA["33] = '000101110101000; HSTR.PLA["3A] = '0001011110101000; HSTR.PLA["3A] = '0001011110101000; HSTR.PLA["3A] = '0001011110101000; HSTR.PLA["3B] = '0001011110101000;</pre>	1 CP1A2 1 XMA 1 CLA 1 TB111 1 TB111 1 TB111 1 TB111 1 TB111
1NS18.PLA[0:255]<0:15>, b.rev<0:1>, c.rev<0:3>	! Simulation of instruction PLA. ! Reverse bit b field. ! Reverse bit c field.	init.loop := begin INST8.PLA["40 + temp] = '0001111111001010; INST8.PLA["50 + temp] = '00101111110101000; INST8.PLA["50 + temp] = '0011111111000010; (NST8.PLA["70 + temp] = '0001110111010000 nex	I TCY I YWEC I ICMIY I ALEC
Instruction.Format		temp = temp + 1 next 1F temp NEQ 0 => RESTART init.loop	
	les as instruction register	end	
op.1(0:1) := 1.BUS(0:1), ! Opcod		**Service.Routines**{us}	
	branch address at 11 instructions	! Access rouline to translate the O register throu	
op.11<0:3> := 1.0US<0:3>. ! Opcod		activale.oul.pla(0<0:4>)<0:7> := (activale.out.pla	
op.III(0:5> := 1.BUS(0:5>, 1 Opco	at III instructions de field	! Access routine te translate instructions through activate.instr.pla(I.BUS<0:7>)<0:15> := (activate.instr.pla =	
b<0:1> := 1.BUS<6:7>, 1	at IV instructions	<pre>**Instruction.Interpretation**[us]</pre>	
op.IV<0:7> := 1.0US<0:7>, ! Opco			control loop
	at V (1000/1300 only)	bēgin IF init => ! Init	ialization sequence
op.V<0:4> := 1.0US<0:4>, ! Opco f<0:2> := 1.0US<5:7> ! Oata	de for LOX	begin init.instr.pla(); init.out.pla(); PC = D = A = CL = D; PA = PB = '1111;	<i>P</i>
PLA.Initialization[us] ! The output Programmable Logic Array (PLA ! contents of the D register into a user d ! D-output lines. The PLA initialization ! provides encoding for driving seven segm ! with the characters: ! 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, b, C,	efined code on the defined below ent LEO displays	<pre>S = 1: 1N11 = 0 end next s.trace = 0: rom.address = PA@(PCC2:550@(PCC1) eqv PCC55)@(PCC0) xor P I.RUS = NUM[rom.address] next b.rev = bC1>BbC0): c.rev = cC3BcC2>@cC1>BcC0): PC = PCC1:5> @ ((PCC0) eqv PCC1>) xor (PCC1:5></pre>	

APPENDIX 1 (cont'd.)

NECODE L.BDS => 1 CKI BDS determination UECODE 1,BUS => 1 € begin "08:"07 := CK1.BUS = c.rev, | L "08:"07 := CK1.BUS = K, | 1 "20:"27 := CK1.BUS = C.rev, | 1 "30:"30 := CK1.BUS = ('1110 St.R b.rev), "48:"71 := CK1.BUS = c.rev, | 1 otherwise := no.op() end next DECODE 1,BUS => 1 F begin 1 Load from instruction. Input from external lines. 1 Zero. 1 toad from instruction. 1 Fixed instruction decode begin begin "BB := CDMX(), "BA := IDD(), "OC := RSIB(), "BD := SEIB(), "BD := SEIB(), 1 Complement X Lomplement X Transfer: O = A Clear O-output Beset R[Y] Set R[Y] Subroutine Return Load Page Suffer (constant) "BD := SITR(). "GF := BEIM(). "IB:"IF := UDP(). "30:"33 := SBII(). "34:"37 := RBII(). "30:"BF := UDX(). "B0:"BF := BR(). "C0:"FF := CALL(). otherwise := microexecution() end mext Set memory bit Reset memory bit Load X (constant) 1 Branch on status = 1
1 Call subroutine (status = 1) end next IF s.trace => RESIART start next S = 1 next RESTART start end **Instruction.Execution**{us} 88 :* ! Branch on status = 1 begin OECOBE S => end, CALL := ! Call subroutine, begin DECODE S8Ct => ! conditional on status bbcgin '10 := (SR = PC; temp = PA next PA = PB next PB = temp: PC = w; CL = I), '11 := (PC = w; PB = PA), otherwise := S = I end end, RETN := ! Return from subroutine begin IF Ct => PC = SR next PA = PB; CL = 0 end. LOP := (PB = c.rev), LDX := (X = b.rev), CDMX := (X = not X), IDO := (activate.out.pla(SL8A)), CLO := (activate.out.pla(D)), SITA := (If Y leq 10 => R[Y] = 0), RSIT := (IF Y leq 10 => R[Y] = 0), RBIT := (ram.bit[X8y8b.rev] = 0) ! Load page buffer ! Load x with constant Complement x Transfer to output Clear output register Set R[Y] to 1 Set R[Y] to 0 Set memory bit 1 Reset memory bit **Microinstruction.Execution**{us} microexecution := reexecution := begin activate.instr.pla(1.BUS); P.MUX = 0; N.MUX = 0 next If activate.instr.pla(2) => SIO := BAM[XBY] = A; IF activate.instr.pla(2) => CKM := BAM[XBY] = CK1.BUS: IF not activate.instr.pla(2) => CKP := P.MUX = CK1.BUS; IF not activate.instr.pla(3) => YIF := P.MUX = Y; IF not activate.instr.pla(3) => YIF := P.MUX = BAM[XBY]; IF not activate.instr.pla(3) => AIN := N.MUX = BAM[XBY]; IF not activate.instr.pla(3) => AIN := N.MUX = A; IF not activate.instr.pla(3) => NAIN := N.MUX = NAM[XBY]; IF not activate.instr.pla(3) => NAIN := N.MUX = BAM[XBY]; IF not activate.instr.pla(3) => NIN5 := N.MUX = CK1.BUS next AUDER = P.MUX + N.MUX next IF activate.instr.pla(2) => CKN := S(F (P.MUX new NMIX);); IF not activate.instr.pla(2) => NF := S(F (P.MUX new NMIX);); IF activate.instr.pla(2) => NF := S(S = (P.MUX new NMIX);); IF activ activate.instr.pla<10> => NE := (S = (P.MUX neg N.MUX); 1F end end 1 End of IMS1000