

Chapter 16

The LGP-30 and LGP-21

The LGP-30 is a small computer with an Mp.drum. It is distinct from the first (and succeeding) generation computers using Mp.random_access and can be described by using the PMS diagram in Fig. 1. The LGP-21, a direct descendant of the LGP-30, having the same ISP, is also described by Fig. 1.

Since there is only one address/instruction, a method is needed for the optimal allocation of operands. Otherwise, each instruction might have to wait a complete drum (or disk) revolution each time a data reference is made. The LGP-30 provides for operand-location optimization by interlacing the logical addresses on the drum so that two adjacent addresses (e.g., 00 and 01) are separated by nine physical locations.¹ These spaces allow for operands to be located next to the instructions which use them. There are 64 tracks, each with 64 words (sectors). Each word is accessed by a track address of 6 bits and a word address of 6 bits. The sequence of words (sectors) within a track is 00, 57, 50, 43, 36, 29, 22, 15, 08, 01, 58, 51, 44, 37, . . . , 06, 63, 56, 49, 42, 35, 28, 21, 14, 07, 00. The time between two adjacent physical words is approximately 0.260 millisecond, and the time between two adjacent addresses is 9×0.260 or 2.340 milliseconds. The actual maximum t.access is 16.66 ms.²

Half of the instruction (15 bits) is unused. It could be used for extra instructions, indexing, indirect addressing, or a second (+1) address to locate the next instruction, all of which increase the performance.

¹The LGP-21 has a space of 18 words.

²The later LGP-21 appears to have a lower performance than the LGP-30 by about a factor of 3.




Fig. 1. LGP-30 and LGP-21 PMS diagrams.

The ISP, given in Appendix 1 of this chapter, is about the most straightforward in the book. There are only 16 instructions, and the program state is less than two words. Although the performance is limited because of an Mp.cyclic_access, an Mp.random_access would serve to make the ISP fairly similar to other faster computers, e.g., an IBM 701.

APPENDIX 1 LGP-30 AND LGP-21 ISP DESCRIPTION

Appendix 1

LGP-30 and LGP-21 ISP Description

Pc State

A<0:30>	Accumulator
C<18:23,24:29>	Program Counter register
0v	Overflow, LGP-21 only on LGP-30 machine stops if an overflow
Run	

Pc Console State

BP<4,8,16,32>	Break Point switches
TC	Transfer Control switch

Mp State

M[0:77 ₈][0:77 ₈]<0:30>	primary memory; 2^{12} w; track and sector (word)
---	---

K State

The following Input Output devices do not have synchronization description variables. LGP-21 only. LGP-30 has a Flexowriter.

Input_device[0:31]<1:6>	
stop code	condition signifying input device has read a special code
Output_device[0:31]<1:6>	

Instruction Format

i<0:30>	instruction
op<0:3> := i<12:15>	operation code
t<0:5> := i<18:23>	track select bit on Mp
t'<0:4>:= t<1:5>	input-output select, LGP-21 only
s<0:5> := i<24:29>	sector select bit of Mp
skip condition := ((t<0:3> \wedge \neg BP) \neq 0)	

Instruction Interpretation Process

Run \rightarrow (i \leftarrow M[C]; C \leftarrow C + 1; next	fetch
Instruction_execution)	execute

Instruction Set and Instruction Execution Process

```

Instruction_execution := (
  Z (:= op = 0)  $\rightarrow$  (
    (t = 000005)  $\rightarrow$  (Run  $\leftarrow$  0);
    skip condition  $\rightarrow$  (C  $\leftarrow$  C + 1);
    i<0>  $\rightarrow$  (0v  $\rightarrow$  (0v  $\leftarrow$  0; C  $\leftarrow$  C + 1));
  );
  B (:= op = 1)  $\rightarrow$  (A  $\leftarrow$  M[t][s]);
  Y (:= op = 2)  $\rightarrow$  (M[t][s]<18:29>  $\leftarrow$  A<18:29>);
  R (:= op = 3)  $\rightarrow$  (M[t][s]<18:29>  $\leftarrow$  C + 1);
  I (:= op = 4)  $\rightarrow$  (
     $\neg$  i<0>  $\wedge$  (t=62)  $\rightarrow$  (A  $\leftarrow$  A  $\times$  26 [logical]);
    i<0>  $\wedge$  (t=62)  $\rightarrow$  (A  $\leftarrow$  A  $\times$  24 [logical]);
     $\neg$  i<0>  $\wedge$  (t $\neq$ 62)  $\rightarrow$  (input_6_bit);
    i<0>  $\wedge$  (t $\neq$ 62)  $\rightarrow$  (input_4_bit);
  );
);

```

APPENDIX 1 LGP-30 AND LGP-21 ISP DESCRIPTION (Continued)

input_6_bit := (A ← A × 2 ⁶ {logical}; next A<25:30> ← Input_device[t']; next (¬A<0> ∨ stop code) → input_6_bit)	<i>input processes</i>
input_4_bit := (A ← A × 2 ⁴ {logical}; next A<27:30> ← Input_device[t']<1:4>; next (¬A<0> ∨ stop code) → input_4_bit)	<i>wait</i>
D (:= op = 5) → (0v, A ← round(A / M[t][s]));	<i>divide</i>
N (:= op = 6) → (A ← A × M[t][s] {s.integer});	<i>multiply, save right</i>
M (:= op = 7) → (A ← A × M[t][s] {s.fraction});	<i>multiply, save left</i>
P (:= op = 10 _g) → (¬i<0> → (Output_device[t']<1:6> ← A<0:5>); i<0> → (Output_device[t']<1:6> ← A<0:3>□□□□));	<i>print 6 bit</i> <i>print 4 bit</i>
E (:= op = 11 _g) → (A ← A ∧ M[t][s]);	<i>extract</i>
U (:= op = 12) → (C ← t□s);	<i>unconditional transfer</i>
T (:= op = 13) → (i<0> → ((A<0> ∨ TC) → (C ← t□s)); ¬i<0> → (A<0> → (C ← t□s)));	<i>transfer control</i> <i>conditional transfer</i>
H (:= op = 14) → (M[t][s] ← A);	<i>hold and store</i>
C (:= op = 15) → (M[t][s] ← A; next A ← 0);	<i>clear</i>
A (:= op = 16) → (0v□A ← A + M[t][s]);	<i>add</i>
S (:= op = 17) → (0v□A ← A - M[t][s]))	<i>subtract</i> <i>end Instruction_execution</i>