## Chapter 13

## UNIVAC Scientific (1103A) instruction logic ${ }^{1}$

John W. Carr III

The UNIVAC Scientific computer is a $(35,0,0)^{2}$ binary machine, with option of $(27,8,0)$. The arithmetic unit contains two 36 -bit X (exchange) and Q (quotient) registers and one 72 -bit A register (accumulator). Negative numbers are represented in one's complement notation.

Input-output is via high-speed paper tape reader and punch, direct card reader and punch, and Uniservo magnetic tape units, which may be connected to peripheral punched card readers and punches and a high-speed printer. In addition, information may be recorded on magnetic tape directly from keyboards by the use of Unitypers. Communication with external equipment is via an 8-bit (IOA) register and a 36-bit (IOB) register. Information sent to these registers controls magnetic tapes as well as other inputoutput equipment. The program address counter (PAK) contains the present instruction address. Storage is in up to 12,288 locations of magnetic core storage, along with a directly addressable drum of 16,384 locations. Instructions are of the two-address form, with six bits for the operation code and two fifteen-bit addresses ( $u$ and $v$ ).

The following information is taken from a Univac Scientific Manual [Univac Scientific Electronic Computing System Model 1103A, Form EL338].

## Definitions and conventions

Instruction word

| oc <br> 6 bits | $u$ <br> 15 bits | $v$ <br> 15 bits |  |
| :---: | :---: | :---: | :---: |
| $1_{35} \cdots$ | $1_{29} \cdots$ | $1_{14} \ldots$ | $1_{0}$ |

[^0]oc Operation code
u First execution address
v Second execution address

For some of the instructions, the form jn or $j k$ replaces the $u$ address; for others the form k replaces the v address.
j One-digit octal number modifying the instruction
n Four-digit octal number designating number of times instruction is to be performed
$k$ Seven-digit binary number designating the number of places the word is to be shifted to the left

Address allocations (octal)
$\left.\begin{array}{l}\text { MC } \begin{cases}\mathbf{0 0 0 0 0 - 0 7 7 7 7} & 4096 \\ \mathbf{0 0 0 0 0 - 1 7 7 7 7} & 8192 \text { or } \\ 00000-27777 & 12,28836 \text {-bit words }\end{cases} \\ \text { Q } \\ \text { A } \\ \text { MD }\end{array} \begin{array}{ll}32000-31777 & 136 \text {-bit word } \\ 4000-37777 & 172 \text {-bit word }\end{array}\right\}$

Fixed addresses
$F_{1} 00000$ or $\mathbf{4 0 0 0 1}$
$\mathrm{F}_{2} 00001$
$\mathrm{F}_{3} 00002$
$\mathrm{F}_{4} 00003$

## Arithmetic section registers

A 72-bit accumulator with shifting properties
$\mathrm{A}_{\mathrm{R}} \quad$ Right-hand 36 bits of A
$A_{L} \quad$ Left-hand 36 bits of A
Q 36 -bit register with shifting properties
X 36 -bit exchange register

Note: Parentheses denote contents of. For example, (A) means contents of A (72-bit word in A); (Q) ineans contents of $Q$ (36-bit word in Q).

## Input-output registers

1OA 8-bit in-out register
1OB 36-bit in-out register
TWR 6-bit typewriter register
HPR 7-bit high-speed punch register

## Word extension

$\mathrm{D}(\mathrm{u}) \quad 72$-bit word whose right-hand 36 bits are the word at address $u$, and whose left-hand 36 bits are the same as the leftmost bit of the word at $u$.
$\mathrm{S}(\mathrm{u}) \quad 72$-bit word whose right-hand 36 bits are the word at address $u$, and whose left-hand 36 bits are zero.
$\mathbf{D}(\mathbf{Q}) \quad 72$-bit word—right-hand 36 bits are in register $\mathbf{Q}$, lefthand 36 bits are same as leftmost bit in register $Q$.
$\mathrm{S}(\mathrm{Q})$ same as $\mathrm{D}(\mathrm{Q})$ except left 36 bits are zero.
$\mathbf{D}\left(\mathbf{A}_{\mathrm{R}}\right), \mathbf{S}\left(\mathbf{A}_{\mathrm{R}}\right)$ are similarly defined.
$\mathrm{L}(\mathbf{Q})(\mathbf{u}) \quad 72$-bit word-left-hand 36 bits are zero, right-hand 36 bits are the bit-by-bit product of corresponding bits of $(Q)$ and word at address $u$.
$\mathrm{L}\left(\mathbf{Q}^{\prime}\right)(\mathrm{v}) \quad 72$-bit word-left-hand 36 bits are zero, right-hand 36 bits are the bit-by-bit product of corresponding bits of the complement of $(Q)$ and word at address $v$.

## Transmit instructions

$11^{1}$ Transmit Positive TPuv²: Replace (v) with (u).
13 Transmit Negative TNuv: Replace (v) with the complement of ( u ).
12 Transmit Magnitude TMuv: Replace (v) with the absolute magnitude of ( u ).
15 Transmit U-address TUuv: Replace the 15 bits of ( $\mathbf{v})$ designated by $v_{15}$ through $\mathbf{v}_{29}$, with the corresponding bits of (u), leaving the remaining 21 bits of (v) undisturbed.

16 Transmit V-address TVuv: Replace the right-hand 15 bits of $(v)$ designated by $v_{0}$ through $v_{14}$, with the corresponding bits of ( $u$ ), leaving the remaining 21 bits of $(v)$ undisturbed.
35 Add and Transmit ATuv: Add $\mathrm{D}(\mathrm{1})$ to (A). Then replace (v) with ( $\mathrm{A}_{\mathrm{R}}$ ).

36 Subtract and Transmit STuv: Subtract $D(\mathrm{u})$ from (A). Then replace ( $\mathbf{v}$ ) with ( $\mathrm{A}_{\mathrm{R}}$ ).
22 Left Transmit LTjkv: Left circular shift (A) by $k$ places. If $j=0$ replace $(v)$ with $\left(A_{L}\right)$; if $j=1$ replace $(v)$ with $\left(A_{R}\right)$.

[^1]
## Q-controlled instructions

51 Q-controlled Transmit QTuv: Form in A the number $\mathrm{L}(\mathrm{Q})(\mathrm{u})$. Then replace ( v ) by $\left(\mathrm{A}_{\mathrm{R}}\right)$.
52 Q-controlled Add QAuv: Add to $(\mathrm{A})$ the number $\mathrm{L}(\mathrm{Q})(\mathrm{u})$. Then replace (v) by ( $\mathrm{A}_{\mathrm{R}}$ ).
53 Q-controlled Substitute QSuv: Form in A the quantity $L(Q)(u)$ plus $L\left(Q^{\prime}\right)(v)$. Then replace (v) with $\left(A_{R}\right)$. The effect is to replace selected bits of (v) with the corresponding bits of ( $\mathbf{u}$ ) in those places corresponding to I's in $Q$. The final ( $v$ ) is the same as the final $\left(A_{R}\right)$.

## Replace instructions

21 Replace Add RAuv: Form in A the sum of $D(u)$ and $D(v)$. Then replace ( $\mathbf{u}$ ) with $\left(\mathrm{A}_{\mathrm{R}}\right)$.
23 Replace Subtract RSuv: Form in A the difference $\mathrm{D}(\mathrm{u})$ minus $D(v)$. Then replace $(u)$ with $\left(A_{R}\right)$.
27 Controlled Complement CCuv: Replace ( $\mathrm{A}_{\mathrm{R}}$ ) with (u) leaving ( $\mathrm{A}_{\mathrm{L}}$ ) undisturbed. Then complement those bits of $\left(A_{R}\right)$ that correspond to ones in (v). Then replace (u) with ( $\mathrm{A}_{\mathrm{R}}$ ).
54 Left Shift in A LAuk: Replace (A) with D(u). Then left circular shift (A) by $k$ places. Then replace ( $u$ ) with ( $A_{R}$ ). If $u=A$, the first step is omitted, so that the initial content of A is shifted.
55 Left Shift in Q LQuk: Replace (Q) with (u). Then left circular shift $(Q)$ by $k$ places. Then replace $(\mathrm{u})$ with $(\mathrm{Q})$.

## Split instructions

31 Split Positive Entry SPuk: Form S(u) in A. Then left circular shift (A) by $k$ places.
33 Split Negative Entry SNuk: Form in A the complement of $\mathbf{S}(\mathrm{u})$. Then left circular shift (A) by $k$ places.
32 Split Add SAuk: Add $\mathrm{S}(\mathrm{u})$ to (A). Then left circular shift (A) by k places.

34 Split Subtract SSuk: Subtract $S(\mathrm{u})$ from (A). Then left circular shift (A) by $k$ places.

## Two-way conditional jump instructions

46 Sign Jump SJuv: If $\mathrm{A}_{71}=1$, take ( u ) as NI. If $\mathrm{A}_{71}=0$, take (v) as NI. (N1 means next instruction.)
47 Zero Jump ZJuv: If (A) is not zero, take (u) as N1. If (A) is zero, take (v) as Nl.

44 Q-Jump QJuv: If $Q_{35}=1$, take (u) as NI. If $Q_{35}=0$, take (v) as NI. Then, in either case, left circular shift ( $Q$ ) by one place.

## One-way conditional jump instructions

41 Index Jump IJuv: Form in A the difference $\mathrm{D}(\mathrm{u})$ minus 1. Then if $A_{71}=1$, continue the present sequence of instructions; if $A_{71}=0$, replace ( $u$ ) with $\left(A_{R}\right)$ and take ( $v$ ) as NI.
42 Threshold Jump TJuv: If $\mathrm{D}(\mathrm{u})$ is greater than (A), take (v) as NI; if not, continue the present sequence. In either case, leave (A) in its initial state.
43 Equality Jump EJuv: If $\mathrm{D}(\mathrm{u})$ equals (A), take (v) as NI, if not, continue the present sequence. In either case leave (A) in its initial state.

## One-way unconditional jump instructions

45 Manually Selective Jump MJjv: If the number $\mathbf{j}$ is zero, take (v) as NI. If j is 1,2 , or 3 , and the correspondingly numbered MJ selecting switch is set to "jump," take (v) as NI; if this switch is not set to "jump," continue the present sequence.
37 Return Jump RJuv: Let y represent the address from which CI was obtained. Replace the right-hand 15 bits of (u) with the quantity y plus 1 . Then take ( $v$ ) as NI.

14 Interpret IP: Let y represent the address from which CI was obtained. Replace the right-hand 15 bits of $\left(\mathrm{F}_{1}\right)$ with the quantity $\mathrm{y}+1$. Then take $\left(\mathrm{F}_{2}\right)$ as NI.

## Stop instructions

56 Manually Selective Stop MSjv: If $\mathrm{j}=0$, stop computer operation and provide suitable indication. If $\mathrm{j}=1,2$, or 3 and the correspondingly numbered MS selecting switch is set to "stop," stop computer operation and provide suitable indication. Whether or not a stop occurs, (v) is NI.
57 Program Stop PS—Stop computer operations and provide suitable indication.

## External equipment instructions

I7 External Function EF-v: Select a unit of external equipment and perform the function designated by $(v)$.

76 External Read ERjv: If $\mathrm{j}=0$, replace the right-hand 8 bits of ( $v$ ) with (IOA); if $j=1$, replace ( $v$ ) with (IOB).
77 External Write EWjv: If $\mathbf{j}=0$, replace (IOA) with the right-hand 8 bits of ( $v$ ); if $j=1$, replace (IOB) with (v). Cause the previously selected unit to respond to the information in IOA or $10 B$.
61 PRint PR-v: Replace (TWR) with the right-hand 6 bits of (v). Cause the typewriter to print the character corresponding to the 6 -bit code.
63 PUnch PUjv: Replace (HPR) with the right-hand 6 bits of (v). Cause the punch to respond to (HPR). If $j=0$, omit seventh level hole; if $\mathrm{j}=1$, include seventh level hole.

## Arithmetic instructions

71 Multiply MPuv: Form in A the 72 -bit product of (u) and (v), leaving in $Q$ the multiplier (u).

72 Multiply Add MAuv: Add to (A) the 72-bit product of (u) and ( v ), leaving in Q the multiplier ( u ).
73 Divide DVuv: Divide the 72-bit number (A) by (u), putting the quotient in $Q$, and leaving in $A$ a non-negative remainder $R$. Then replace (v) by ( $Q$ ). The quotient and remainder are defined by: $(\mathrm{A})_{i}=(\mathbf{u}) \cdot(\mathrm{Q})+\mathrm{R}$, where $0 \leqq \mathrm{R}<|(\mathrm{u})|$. Here $(\mathrm{A})_{\mathrm{i}}$ denotes the initial contents of A .
74 Scale Factor SFuv: Replace (A) with D(u). Then left circular shift (A) by 36 places. Then continue to shift (A) until $\mathrm{A}_{34} \neq \mathrm{A}_{35}$. Then replace the right-hand 15 bits of $(\mathrm{v})$ with the number of left circular shifts, $k$, which would be necessary to return (A) to its original position. If $(A)$ is all ones or zeros, $k=37$. If $u$ is $A,(A)$ is left unchanged in the first step, instead of being replaced by $\mathrm{D}\left(\mathrm{A}_{\mathrm{R}}\right)$.

## Sequenced instructions

75 RePeat RPjnw: This instruction calls for the next instruction, which will be called NIuv, to be executed $n$ times, its $u$ and $v$ addresses being modified or not according to the value of $j$. Afterwards the program is continued by the execution of the instruction stored at a fixed address $\mathrm{F}_{1}$. The exact steps carried out are:
a Replace the right-hand 15 bits of $\left(\mathrm{F}_{1}\right)$ with the address $w$.
$b$ Execute NIuv, the next instruction in the program, n times.
$c$ If $\mathbf{j}=0$, do not change $u$ and $\mathbf{v}$. If $\mathbf{j}=1$, add one to $\mathbf{v}$ after each execution. If $\mathrm{j}=2$, add one to u after each execution. If $\mathbf{j}=3$, add one to $\mathbf{u}$ and $\mathbf{v}$ after each execution.

The modification of the $\mathbf{u}$ address and $\mathbf{v}$ address is done in program control registers. The original form of the instruction in storage is unaltered.
d On completing $n$ executions, take ( $\mathrm{F}_{1}$ ), as the next instruction. $\mathrm{F}_{1}$ normally contains a manually selective jump whereby the computer is sent to $w$ for the next instruction after the repeat.
$e$ If the repeated instruction is a jump instruction, the occurrence of a jump terminates the repetition. If the instruction is a Threshold Jump or an Equality Jump, and the jump to address $v$ occurs, $(Q)$ is replaced by the quantity $j$, $(n-r)$, where $r$ is the number of executions that have taken place.

## Floating point instructions

64 Add FAuv: Form in $Q$ the normalized rounded packed floating point sum $(\mathrm{u})+(\mathrm{v})$.
65 Subtract FSuv: Form in Q the normalized rounded packed floating point difference ( $u$ ) $-(v)$.
66 Multiply FMuv: Form in $Q$ the normalized rounded packed floating point product $(\mathrm{u}) \cdot(\mathrm{v})$.

67 Divide FDuv: Form in $Q$ the normalized rounded packed floating point quotient $(\mathrm{u}) \div(\mathrm{v})$.
01 Polynomial Multiply FPuv: Floating add (v) to the floating product $(Q)_{1} \times(\mathrm{u})$, leaving the packed normalized rounded result in Q.
02 Inner Product FIuv: Floating add to $(Q)_{i}$ the floating product $(\mathrm{u}) \cdot(\mathrm{v})$ and store the rounded normalized packed result in $Q$. This instruction uses MC location $F_{4}=00003$ for temporary storage, where $\left(\mathrm{F}_{4}\right)_{\mathrm{i}}=(\mathrm{Q})_{\mathrm{i}}$. The subscripts $i$ and $f$ represent "initial" and "final."
03 Unpack UPuv: Unpack ( u ), replacing ( u ) with $(\mathrm{u})_{M}$ and replacing $(\mathrm{v})_{\mathrm{C}}$ with $(\mathrm{u})_{\mathrm{C}}$ or its complement if $(\mathrm{u})$ is negative. The characteristic portion of $(\mathrm{u})_{\mathrm{f}}$ contains sign bits. The sign portion and mantissa portion of $(\mathrm{v})_{\mathrm{t}}$ are set to zero. Note. The subscripts $M$ and $C$ denote the mantissa and characteristic portions.
04 Normalize Pack NPuv: Replace (u) with the normalized rounded packed floating point number obtained from the possibly unnormalized mantissa in $(\mathrm{u})_{\mathrm{i}}$ and the biased characteristic in $(\mathrm{v})_{\mathrm{c}}$. Note. It is assumed that $(\mathrm{u})_{\mathrm{i}}$ has the binary point between $u_{27}$ and $u_{26}$; that is, that $(\mathbf{u})_{i}$ is scaled by $2^{-27}$.
05 Normalize Exit NEj: If $j=1$ normalize without rounding until a master clear or until the instruction is again executed with $\mathrm{j}=0$.

## References

Univac Scientific Electronic Computing System Model 1103A, Form EL 338


[^0]:    ${ }^{1}$ In E. M. Grabbe, S. Ramo, and D. E. Wooldridge (eds.), "Handbook of Automation, Computation, and Control," vol. 2, chap. 2, pp. 77-83, John Wiley \& Sons, Inc., New York, 1959.
    ${ }^{2}$ Carr's triplet notation for: fractional significant digits, digits in exponent, and digits to left of radix point.

[^1]:    ${ }^{1}$ Octal notation.
    ${ }^{2}$ Mnemonic notation.

